|1/2019 - 2|
PAELib: A VHDL Library for Area and Power Dissipation Estimation of CMOS Logic CircuitsKIREI, B. S. , CHEREJA, V.-I.-M. , HINTEA, S. , TOPA, M. D.
|Click to see author's profile in SCOPUS, IEEE Xplore, Web of Science|
|Download PDF (1,250 KB) | Citation | Downloads: 386 | Views: 596|
logic design, software libraries, power dissipation, logic gates, CMOS integrated circuits
power(17), circuits(10), estimation(9), design(7), cmos(7), vhdl(6), systems(5), digital(5), vlsi(4), system(4)
Blue keywords are present in both the references section and the paper title.
About this article
Date of Publication: 2019-02-28
Volume 19, Issue 1, Year 2019, On page(s): 9 - 16
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2019.01002
Web of Science Accession Number: 000459986900002
SCOPUS ID: 85064200214
In this paper, the PAELib - an occupied area and power dissipation estimation library written in VHDL - and its use cases are presented. Estimates are based on the structural description of a CMOS digital circuit made with gates/components included in the library; they can be achieved with systematic accounting of leaf components in the structural description. The advantage of this library is that it obtains occupied area and power dissipation estimates using a logic simulator, rather than specialized circuit synthesis or power simulation/estimation software. To validate the library, two use cases are presented. In the first use case, the power dissipation of a 5-stage ring oscillator - implemented with logic gates from the CD4000 series - is estimated and a power estimation error of 16% was obtained. In the second use case, a designer must choose between two implementations of the same finite state machine: one implemented with 74HC series binary counter and the other with D flip flops from the same logic family. The answer is not an obvious one, but the PAElib can offer estimates in an early design stage, allowing the designer to take an informed design decision based on circuit power and area estimates.
|References|||||Cited By «-- Click to see who has cited this paper|
| M. Meixner, T. G. Noll, "Accurate Estimation of CMOS Power Consumption Considering Glitches by Using Waveform Lookup," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 64, no. 7, pp. 787-791, July 2017. |
[CrossRef] [Web of Science Times Cited 2]
 M. Pedram, S. Nazarian, "Thermal Modeling, Analysis, and Management in VLSI Circuits: Principles and Methods," Proceedings of the IEEE, vol. 94, no. 8, pp. 1487-1501, Aug. 2006.
[CrossRef] [Web of Science Times Cited 215]
 Xilinx Power Tools Tutorial, Rev 1, Xilinx Inc., San Jose, CA, pp. 22.-28. March 15, 2010
 P. Ghosh, A. Hazra, N. Bhilegaonkar, P. Dasgupta, C. Mandal and K. Paul, "POWER-SIM: An SOC Simulator for Estimating Power Profiles of Mobile Workloads," 2011 International Symposium on Electronic System Design, Kochi, Kerala, pp. 273-278, 2011.
 M. D. Ciletti, "Advanced Digital Design with the Verilog HDL", Prantice Hall, Upper Saddle River, New Jersey, 2011.
 C. H. Roth, L. K. John, "Digital System Design Using VHDL", Thomson Learning, Toronto, Canada, 2008.
 M. Pedram, "Power Simulation and Estimation in VLSI Circuits", In The "VLSI Handbook", Edited by W-K. Chen, The CRC Press and the IEEE Press, 1999
 S. Orcioni, M. Giammarini, C. Scavongelli, G. B. Vece, M. Conti, "Energy estimation in SystemC with Powersim," Integration, vol. 55, 2016, pp. 118-128,
[CrossRef] [Web of Science Times Cited 5]
 R. Bevaart, N. Dumitru, R. Nouta, "VHDL Power estimation of CMOS Logic Cells", Proceedings - ProRISC CSSP97, Workshop on Circuits, Systems and Signal Processing, Mierlo, the Netherlands, November 27 - 28, 1997
 L. Kruse, D. Rabe, W. Nebel, "VHDL Power Simulator: Power Analysis at Gate-Level" In: Kloos C.D., Cerny E. (eds) Hardware Description Languages and their Applications. IFIP - The International Federation for Information Processing. Springer, Boston, MA, 1997. pp. 317-333,
 I. Chiuchisan, A. D. Potorac, A. Graur, "Finite State Machine Design and VHDL Coding Techniques", 10th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS, Suceava, Romania, May 27-29, 2010
 S. Zhou and J. Bian, "Partition-based Retiming and Precomputation for Dynamic Power Reduction," 2006 International Conference on Communications, Circuits and Systems, Guilin, China, 2006.
[CrossRef] [Web of Science Times Cited 5]
 T. Wang, R. L. Haggard, "Performance and area estimation based on VHDL descriptions and functional unit database," Proceedings of the Twenty-Seventh Southeastern Symposium on System Theory, Starkville, USA, 1995.
 V. Chereja, A. I. Potarniche, S. A. Ranga, B. S. Kirei, M. D. Topa, "Power Dissipation Estimation of CMOS Digital Circuits at the Gate Level in VHDL", Proceedings of International Symposium on Electronics and Telecommunications Conference, Timisoara, Romania, 7-9 Nov. 2018
 A. Chandrakasan, R. Brodersen, "Low Power Digital CMOS Design", Kluwer Academic Publishers Norwell, MA, USA,1995
 S. Ghissoni, J. B. Martins, L. L. Oliveira, "A new methodology in power estimation in CMOS combinational circuits at logic level," 48th Midwest Symposium on Circuits and Systems, 2005., Covington, KY, 2005, pp. 1251-1254 Vol. 2.
 Texas Instruments, "CMOS Power Consumption and Cpd Calculation", Application Note, June 1997
 Digilent, Inc, "Analog Discovery Technical Reference Manual", Analog Discovery datasheet, Revised March 18, 2015
 HAMEG Instruments, "Power Supply HM7042-2 Manual", 2004
 Dake Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," in IEEE Journal of Solid-State Circuits, vol. 29, no. 6, pp. 663-670, Jun 1994.
[CrossRef] [Web of Science Times Cited 223]
 T. Sakurai, "Low power digital circuit design," Proceedings of the 30th European Solid-State Circuits Conference 2004, Leuven, Belgium, 23-23 Sept. 2004.
 M. Meixner, T. G. Noll, "Limits of gate-level power estimation considering real delay effects and glitches," 2014 International Symposium on System-on-Chip (SoC), Tampere, pp. 1-7, 2014.
 M. C. Hansen, H. Yalcin, J. P. Hayes, "Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering", IEEE Design & Test, Vol. 16, Iss. 3, pg. 72-80, July 1999.
[CrossRef] [Web of Science Times Cited 182]
 R. Rudell, "Multiple-Valued Logic Minimization for PLA Synthesis". Memorandum No. UCB/ERL M86-65. Berkeley, 1986.
Web of Science® Citations for all references: 632 TCR
SCOPUS® Citations for all references: 0
Web of Science® Average Citations per reference: 25 ACR
SCOPUS® Average Citations per reference: 0
TCR = Total Citations for References / ACR = Average Citations per Reference
We introduced in 2010 - for the first time in scientific publishing, the term "References Weight", as a quantitative indication of the quality ... Read more
Citations for references updated on 2019-12-09 20:19 in 81 seconds.
Note1: Web of Science® is a registered trademark of Clarivate Analytics.
Note2: SCOPUS® is a registered trademark of Elsevier B.V.
Disclaimer: All queries to the respective databases were made by using the DOI record of every reference (where available). Due to technical problems beyond our control, the information is not always accurate. Please use the CrossRef link to visit the respective publisher site.
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania
All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.
Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.
Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.