|4/2016 - 7|
Improving the Performances of the nMPRA Processor using a Custom Interrupt Management Scheduling PolicyZAGAN, I. , GAITAN, V. G.
|Click to see author's profile in SCOPUS, IEEE Xplore, Web of Science|
|Download PDF (1,428 KB) | Citation | Downloads: 263 | Views: 1,239|
field programmable gate arrays, pipeline processing, architecture, scheduling, operating systems
architecture(8), gaitan(7), time(5), systems(5), real(5), hardware(5)
No common words between the references section and the paper title.
About this article
Date of Publication: 2016-11-30
Volume 16, Issue 4, Year 2016, On page(s): 45 - 50
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2016.04007
Web of Science Accession Number: 000390675900007
SCOPUS ID: 85007570607
A quantitative and qualitative increase in production has been obtained in most fields through the development of CPUs and real-time systems based on them. Such is the case in the industrial sector where the automation process relieved partly or wholly the human activities needed in the manufacturing process. This is mainly due to time sharing in embedded real-time systems and to pseudo-parallel execution of tasks in the implementation of a single central processing unit. The present article presents the validation of the nHSE (Hardware Scheduler Engine) scheduler implemented in hardware by using a FPGA Xilinx Virtex-7, Vivado development platform, and the Vivado Simulator. In this context, our main contribution relates to a custom interrupt management scheduling policy implemented in hardware at the nHSE level, in order to provide predictable execution for asynchronous interrupts. By reducing the jitter when handling with asynchronous interrupts and completely eliminating the uncertainties of the scheduling limit for the set of tasks, a significant improvement of the overall system's predictability has been obtained.
Web of Science® Times Cited: 7 [View]
View record in Web of Science® [View]
View Related Records® [View]
SCOPUS® Times Cited: 6
View record in SCOPUS® [Free preview]
 Hardware RTOS: Custom Scheduler Implementation Based on Multiple Pipeline Registers and MIPS32 Architecture, Zagan, Ionel, Găitan, Vasile, Electronics, ISSN 2079-9292, Issue 2, Volume 8, 2019.
Digital Object Identifier: 10.3390/electronics8020211 [CrossRef]
 Enhanced Interrupt Response Time in the nMPRA based on Embedded Real Time Microcontrollers, GAITAN, N. C., Advances in Electrical and Computer Engineering, ISSN 1582-7445, Issue 3, Volume 17, 2017.
Digital Object Identifier: 10.4316/AECE.2017.03010 [CrossRef] [Full text]
 Healthcare IoT m-GreenCARDIO Remote Cardiac Monitoring System - Concept, Theory of Operation and Implementation, ZAGAN, I., GAITAN, V. G., PETRARIU, A.-I., BREZULIANU, A., Advances in Electrical and Computer Engineering, ISSN 1582-7445, Issue 2, Volume 17, 2017.
Digital Object Identifier: 10.4316/AECE.2017.02004 [CrossRef] [Full text]
 Synthesis analysis and evaluation of hardware scheduler based on different scheduling algorithms, Zagan, Ionel, 2018 International Conference on Development and Application Systems (DAS), ISBN 978-1-5386-1493-8, 2018.
Digital Object Identifier: 10.1109/DAAS.2018.8396064 [CrossRef]
Disclaimer: All information displayed above was retrieved by using remote connections to respective databases. For the best user experience, we update all data by using background processes, and use caches in order to reduce the load on the servers we retrieve the information from. As we have no control on the availability of the database servers and sometimes the Internet connectivity may be affected, we do not guarantee the information is correct or complete. For the most accurate data, please always consult the database sites directly. Some external links require authentication or an institutional subscription.
Web of Science® is a registered trademark of Clarivate Analytics, Scopus® is a registered trademark of Elsevier B.V., other product names, company names, brand names, trademarks and logos are the property of their respective owners.
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania
All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.
Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.
Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.