Click to open the HelpDesk interface
AECE - Front page banner

Menu:


FACTS & FIGURES

JCR Impact Factor: 0.699
JCR 5-Year IF: 0.674
Issues per year: 4
Current issue: Aug 2018
Next issue: Nov 2018
Avg review time: 82 days


PUBLISHER

Stefan cel Mare
University of Suceava
Faculty of Electrical Engineering and
Computer Science
13, Universitatii Street
Suceava - 720229
ROMANIA

Print ISSN: 1582-7445
Online ISSN: 1844-7600
WorldCat: 643243560
doi: 10.4316/AECE


TRAFFIC STATS

2,045,426 unique visits
545,340 downloads
Since November 1, 2009



No robots online now


SJR SCImago RANK

SCImago Journal & Country Rank


SEARCH ENGINES

aece.ro - Google Pagerank




TEXT LINKS

Anycast DNS Hosting
MOST RECENT ISSUES

 Volume 18 (2018)
 
     »   Issue 3 / 2018
 
     »   Issue 2 / 2018
 
     »   Issue 1 / 2018
 
 
 Volume 17 (2017)
 
     »   Issue 4 / 2017
 
     »   Issue 3 / 2017
 
     »   Issue 2 / 2017
 
     »   Issue 1 / 2017
 
 
 Volume 16 (2016)
 
     »   Issue 4 / 2016
 
     »   Issue 3 / 2016
 
     »   Issue 2 / 2016
 
     »   Issue 1 / 2016
 
 
 Volume 15 (2015)
 
     »   Issue 4 / 2015
 
     »   Issue 3 / 2015
 
     »   Issue 2 / 2015
 
     »   Issue 1 / 2015
 
 
  View all issues  








LATEST NEWS

2018-Jun-27
Clarivate Analytics published the InCites Journal Citations Report for 2017. The JCR Impact Factor of Advances in Electrical and Computer Engineering is 0.699, and the JCR 5-Year Impact Factor is 0.674.

2017-Jun-14
Thomson Reuters published the Journal Citations Report for 2016. The JCR Impact Factor of Advances in Electrical and Computer Engineering is 0.595, and the JCR 5-Year Impact Factor is 0.661.

2017-Feb-16
With new technologies, such as mobile communications, internet of things, and wide applications of social media, organizations generate a huge volume of data, much faster than several years ago. Big data, characterized by high volume, diversity and velocity, increasingly drives decision making and is changing the landscape of business intelligence, from governments to private organizations, from communities to individuals. Big data analytics that discover insights from evidences has a high demand for computing efficiency, knowledge discovery, problem solving, and event prediction. We dedicate a special section of Issue 4/2017 to Big Data. Prospective authors are asked to make the submissions for this section no later than the 31st of May 2017, placing "BigData - " before the paper title in OpenConf.

Read More »


    
 

  3/2017 - 10

Enhanced Interrupt Response Time in the nMPRA based on Embedded Real Time Microcontrollers

GAITAN, N. C. See more information about GAITAN, N. C. on SCOPUS See more information about GAITAN, N. C. on IEEExplore See more information about GAITAN, N. C. on Web of Science
 
Click to see author's profile in See more information about the author on SCOPUS SCOPUS, See more information about the author on IEEE Xplore IEEE Xplore, See more information about the author on Web of Science Web of Science

Download PDF pdficon (1,677 KB) | Citation | Downloads: 160 | Views: 415

Author keywords
architecture, operating systems, registers, scheduling, software

References keywords
gaitan(14), hardware(12), systems(8), time(7), architecture(7), real(6), nmpra(6), icstcc(6), control(6), theory(5)
Blue keywords are present in both the references section and the paper title.

About this article
Date of Publication: 2017-08-31
Volume 17, Issue 3, Year 2017, On page(s): 77 - 84
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2017.03010
Web of Science Accession Number: 000410369500010
SCOPUS ID: 85028523573

Abstract
Quick view
Full text preview
In any real-time operating system, task switching and scheduling, interrupts, synchronization and communication between processes, represent major problems. The implementation of these mechanisms through software generates significant delays for many applications. The nMPRA (Multi Pipeline Register Architecture) architecture is designed for the implementation of real-time embedded microcontrollers. It supports the competitive execution of n tasks, enabling very fast switching between them, with a usual delay of one machine cycle and a maximum of 3 machine cycles, for the memory-related work instructions. This is because each task has its own PC (Program Counter), set of pipeline registers and a general registers file. The nMPRA is provided with an advanced distributed interrupt controller that implements the concept of interrupts as threads. This allows the attachment of one or more interrupts to the same task. In this context, the original contribution of this article is to presents the solutions for improving the response time to interrupts when a task has attached a large number of interrupts. The proposed solutions enhance the original architecture for interrupts logic in order to transfer control, to the interrupt handler as soon as possible, and to create an interrupt prioritization at task level.


References | Cited By  «-- Click to see who has cited this paper

[1] J. Shawash, D. R. Selviah, "Real-Time Nonlinear Parameter Estimation Using the Levenberg–Marquardt Algorithm on Field Programmable Gate Arrays," IEEE Trans. Ind. Electron., vol. 60, no. 1, pp. 170–176, Jan. 2013.
[CrossRef] [Web of Science Times Cited 35] [SCOPUS Times Cited 42]


[2] M. Shahbazi, P. Poure, S. Saadate, M. R. Zolghadri, "FPGA-Based Reconfigurable Control for Fault-Tolerant Back-to-Back Converter Without Redundancy," IEEE Trans. Ind. Electron., vol. 60, no. 8, pp. 3360–3371, Aug. 2013.
[CrossRef] [Web of Science Times Cited 52] [SCOPUS Times Cited 70]


[3] M. Shahbazi, P. Poure, S. Saadate, M. R. Zolghadri, "Fault-Tolerant Five-Leg Converter Topology With FPGA-Based Reconfigurable Control," IEEE Trans. Ind. Electron., vol. 60, no. 6, pp. 2284–2294, Jun. 2013.
[CrossRef] [Web of Science Times Cited 30] [SCOPUS Times Cited 38]


[4] T. T. Phuong, K. Ohishi, Y. Yokokura, C. Mitsantisuk, "FPGA-Based High-Performance Force Control System With Friction-Free and Noise-Free Force Observation," IEEE Trans. Ind. Electron., vol. 61, no. 2, pp. 994–1008, Feb. 2014.
[CrossRef] [Web of Science Times Cited 32] [SCOPUS Times Cited 39]


[5] V. G. Gaitan, N. C. Gaitan, I. Ungurean, "CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 9, pp. 1661–1674, Sept. 2015.
[CrossRef] [Web of Science Times Cited 12] [SCOPUS Times Cited 10]


[6] M. Zimmer, D. Broman, C. Shaver, E. A. Lee, "FlexPRET: A processor platform for mixed-criticality systems," in 20th IEEE Real-Time and Embedded Technology and Applications Symposium - RTAS, pp. 101–110, Apr. 2014.
[CrossRef] [SCOPUS Times Cited 32]


[7] E. Dodiu, V. G. Gaitan, A. Graur, "Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers – architecture description", in IEEE 35’th Jubilee International Convention on Information and Communication Technology, Electronics and Microelectronics, Croatia, pp. 859-864, 24 May 2012.

[8] E. Dodiu, V. G. Gaitan, "Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers – concept and theory of operation," in IEEE EIT International Conference on Electro-Information Technology, Indianapolis, USA, pp. 1–5, May 2012.
[CrossRef] [SCOPUS Times Cited 13]


[9] A. S. R. Oliveira, L. Almeida, A. B. Ferrari, "The arpa-mt embedded smt processor and its rtos hardware accelerator", IEEE Trans. Industrial Electronics, vol. 59, no. 3, pp. 890-904, August 2009.
[CrossRef] [Web of Science Times Cited 17] [SCOPUS Times Cited 24]


[10] I. Liu, J. Reineke, D. Broman, M. Zimmer, E.A. Lee, "A PRET microarchitecture implementation with repeatable timing and competitive performance," Computer Design (ICCD), 2012 IEEE 30th International Conference on, vol., no., pp.87-93, Sept. 30 2012-Oct. 3 2012,
[CrossRef] [SCOPUS Times Cited 43]


[11] S.A. Edwards, E.A., Lee, "The Case for the Precision Timed (PRET) Machine," Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE, vol., no., pp.264-265, 4-8 June 2007.

[12] P. Kuacharoen, M. Shalan, V.J. Mooney III, "A Configurable Hardware Scheduler for Real-Time Systems", in Proc. Engineering of Reconfigurable Systems and Algorithms, pp.95-101, 2003.

[13] D. Andrews, W. Peck, J. Agron, K. Preston, E. Komp, M. Finley, R. Sass, "hthreads: a hardware/software co-designed multithreaded RTOS kernel", Emerging Technologies and Factory Automation, 2005. ETFA 2005. 10th IEEE Conference on, vol.2, pp.338, 19-22 Sept. 2005.
[CrossRef]


[14] N. C. Gaitan, V. G. Gaitan, E.-E. (Ciobanu) Moisiuc: "Improving Interrupt Handling in the nMPRA", In Development and Application Systems (DAS), 2014 International Conference on. IEEE, pp. 11-15, 15–17 May, 2014.
[CrossRef] [SCOPUS Times Cited 5]


[15] C. Kyrkou, T. Theocharides, "A Parallel Hardware Architecture for Real-Time Object Detection with Support Vector Machines," in IEEE Transactions on Computers, vol. 61, no. 6, pp. 831-842, June 2012.
[CrossRef] [Web of Science Times Cited 30] [SCOPUS Times Cited 35]


[16] N. C. Gaitan, I. Zagan, V. G. Gaitan, "Predictable CPU Architecture Designed for Small Real-Time Application - Concept and Theory of Operation," International Journal of Advanced Computer Science and Applications – IJACSA, vol. 6, no. 4, 2015.
[CrossRef]


[17] L. Andries, G. Gaitan, "Dual priority scheduling algorithm used in the nMPRA microcontrollers: Subtitle as needed (paper subtitle)," 2014 18th International Conference on System Theory, Control and Computing (ICSTCC), Sinaia, 2014, pp. 43-47.
[CrossRef] [SCOPUS Times Cited 3]


[18] E. E. C. Moisuc, A. B. Larionescu, I. Ungurean, "Hardware event handling in the hardware real-time operating systems," 2014 18th International Conference on System Theory, Control and Computing (ICSTCC), Sinaia, 2014, pp. 54-58.
[CrossRef] [SCOPUS Times Cited 3]


[19] I. Zagan, V. G. Gaitan, "Improving the Performances of the nMPRA Processor using a Custom Interrupt Management Scheduling Policy," Advances in Electrical and Computer Engineering, vol.16, no.4, pp.45-50, 2016,
[CrossRef] [Full Text] [Web of Science Times Cited 4] [SCOPUS Times Cited 4]


[20] E. E. Moisuc, A. B. Larionescu, V. G. Gaitan, "Hardware Event Treating in nMPRA," in 12rt International Conference on Development and Application Systems – DAS, Suceava, Romania, pp. 66-69, 15–17 May, 2014.
[CrossRef] [SCOPUS Times Cited 6]


[21] A. Kalyansundar, R. Chattopadhyay, "A Novel Approach to Hardware Architecture Design and Advanced Optimization Techniques for Time Critical Applications," 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, Shanghai, 2008, pp. 9-15.
[CrossRef] [Web of Science Times Cited 1] [SCOPUS Times Cited 1]


[22] I. Zagan, V. G. Gaitan, "Schedulability analysis of nMPRA processor based on multithreaded execution," 2016 International Conference on Development and Application Systems (DAS), Suceava, 2016, pp. 130-134.
[CrossRef]


[23] L. Andries, V. G. Gaitan, E. E. Moisuc, "Programming paradigm of a microcontroller with hardware scheduler engine and independent pipeline registers - a software approach," 2015 19th International Conference on System Theory, Control and Computing (ICSTCC), Cheile Gradistei, 2015, pp. 705-710.
[CrossRef] [SCOPUS Times Cited 1]


[24] I. Zagan, V. G. Gaitan, "Improving the Performances of the nMPRA Processor using a Custom Interrupt Management Scheduling Policy," Advances in Electrical and Computer Engineering, vol.16, no.4, pp.45-50, 2016,
[CrossRef] [Full Text] [Web of Science Times Cited 4] [SCOPUS Times Cited 4]




References Weight

Web of Science® Citations for all references: 217 TCR
SCOPUS® Citations for all references: 373 TCR

Web of Science® Average Citations per reference: 9 ACR
SCOPUS® Average Citations per reference: 15 ACR

TCR = Total Citations for References / ACR = Average Citations per Reference

We introduced in 2010 - for the first time in scientific publishing, the term "References Weight", as a quantitative indication of the quality ... Read more

Citations for references updated on 2018-09-19 04:37 in 150 seconds.




Note1: Web of Science® is a registered trademark of Clarivate Analytics.
Note2: SCOPUS® is a registered trademark of Elsevier B.V.
Disclaimer: All queries to the respective databases were made by using the DOI record of every reference (where available). Due to technical problems beyond our control, the information is not always accurate. Please use the CrossRef link to visit the respective publisher site.

Copyright ©2001-2018
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania


All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.

Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.

Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.




Website loading speed and performance optimization powered by: