Optimized Zero Vector Selection in Space Vector Pulse Density Modulation Schemes for Two-Level Inverter Fed Induction Motor Drive

Mary Paul JEESHMA^{1,2}, Menon Achuthamenon MONISHA^{1,2}, Balachandran Remabai VINOD^{1,2},

Jacob BIJI²

¹College of Engineering Trivandrum, Kerala, 695016, India ²APJ Abdul Kalam Technological University, Thiruvananthapuram, Kerala, 695016, India jeeshma@cet.ac.in

Abstract—Space Vector Pulse Density Modulation (SVPDM) schemes for adjustable speed drives are digital modulation scheme with less computational overhead. The SVPDM based drives provide better spectral features and reduced acoustic noise in motor than Space Vector Pulse Width Modulation (SVPWM) drives. The discontinuous nature of SVPDM scheme is investigated in this article to find optimized zero vector selection in SVPDM schemes for adjustable speed control of induction motor. Five types of Discontinuous SVPDM (DSVPDM) schemes for two-level inverter are proposed in this paper based on selection of zero vectors. Analysis is carried out to find the optimized zero vector selection. Performances of the proposed DSVPDM schemes are compared with existing SVPDM and popular space vector based Discontinuous Pulse Width Modulation schemes. The DSVPDM schemes are validated for a 11.5 kVA two-level inverter driving a 3-HP three-phase induction motor using dSpace DS1104 real time interface platform.

Index Terms—induction motor, inverter, sigma delta modulator, total harmonic distortion, vector quantization.

I. INTRODUCTION

To overcome the scarcity of fossil fuels and to mitigate the adverse effects of fossil fuels on environment, Electric Vehicles (EVs) are being promoted worldwide [1]. Extensive researches are being carried out recently in the field of practicality of EVs. Induction Motor (IM) for driving EVs are gaining popularity due to their high efficiency, low cost, ruggedness, reliability and less weight compared to DC motors for same nominal power [2]. IM is fed from a constant DC source through inverter in EV propulsion system. The adjustable speed control of IM is attained by changing the duty ratio of inverter switching signals. Space Vector Pulse Width Modulation (SVPWM) is preferred over Sine Triangle Pulse Width Modulation (SPWM) in Adjustable Speed Drives (ASD) of IM. SVPWM has better DC bus utilization and reduced harmonics compared to SPWM [3-4]. SVPWM provides full control over the switching sequences and it can be digitally implemented easily compared to SPWM [5].

The steps involved in SVPWM are identification of sector, calculation of duty ratio of switching vector of the sector and determination of optimum switching sequence [5-6]. In SVPWM, the power spectrum is concentrated at harmonics of switching frequency. This leads to acoustic

noise, electromagnetic interference and torque pulsation in IM [7].

Discontinuous Pulse Width Modulation (DPWM) techniques also known as Bus-Clamping PWM is proposed to reduce the switching loss in inverter [8-9]. In DPWM, the output of the inverter is clamped continuously to the DC bus over a period of time [8]. The acoustic noise components are reduced significantly in DPWM compared to SVPWM [10-11]. In SVPWM the zero vectors are placed in both sides of active vectors in a half cycle [5]. In DPWM schemes, only one of the zero vectors is selected so as to place the active vectors successively in two half cycles [8-11]. Advanced Bus-Clamping PWM schemes provide low harmonic distortion than DPWM by applying an active vector twice in a half cycle [12-13]. In Advanced Bus-Clamping PWM schemes one of the zero vector is not selected like DPWM. Generalized algorithm for space vector based DPWM schemes are proposed in [14-15].

The switching signals of an inverter can be considered as the output of an oversampling Analogue to Digital Converter (ADC) [16]. This resulted in applying oversampling ADC techniques in generating switching signals of inverter [16-22]. Sigma Delta Modulation (SDM), a digital modulation scheme, is a popular oversampling ADC technique. It is a pulse density modulation scheme with sample time equals to 1/fs, where fs is the oversampling frequency [16]. Due to the noise shaping property of SDM, it spreads the power spectrum over a large bandwidth which suppresses acoustic noise in motor drive [16]. SVPDM provides better harmonic characteristics than SVPWM [16]. Due to their continuous spectrum it is difficult to identify the most significant harmonic voltage in Spread Spectral Schemes (SSS). Thus designing filters for SSS is challenging [23]. The minimum width of pulse in SVPDM schemes is the sampling time of SDM which ensures that the pulse width is always greater than ON time of switching devices [16]. SVPDM can be digitally implemented as they are digital modulation schemes [16].

In SVPDM scheme, the integrated error vector of SDM which follows the reference vector is quantized to its nearest space vector in a sample time to generate the switching vector. Thus it does not follow a specific switching sequence in which space vectors are selected in a sector [16]. This article investigates the discontinuous nature of SVPDM to find the optimized zero vector selection in a

sector for ASD of IM. The optimized zero vector selection in SVPDM is determined by analyzing the 3rd harmonic component of pole voltage. The 3rd harmonic component gives an account of Common Mode Voltage (CMV). CMV is responsible for the flow of bearing current in motor bearings which results in motor winding insulation breakdown and motor bearing damage [24]. In existing SVPDM [16] scheme for two-level inverter, zero vector V7 is selected for odd sectors and V0 is selected for even sectors. This results in increased 3rd harmonic content at lower modulation index which makes the existing SVPDM not suitable for ASD of IM. Five Discontinuous SVPDM (DSVPDM) schemes are proposed in this article. The DSVPDM schemes uses 3D triangular coordinate system as it inherits all the benefits of mn coordinate system and it simplifies the selection of nearest three switching vectors [25]. This article proposes that the 3^{rd} harmonic component can be limited to around 20% for the entire modulation range in SVPDM by selecting same zero vectors for all sectors. The proposed schemes are simulated and validated using Matlab/Simulink software for a two-level inverter driving IM using open loop v/f control. The performance of proposed DSVPDM schemes are compared with existing SVPDM scheme and popular space vector based DPWM schemes. The DSVPDM schemes are implemented for a 11.5 kVA two-level inverter driving a 3-HP induction motor.

II. PROPOSED DISCONTINUOUS SVPDM SCHEMES

Fig. 1 shows the block diagram of proposed Discontinuous SVPDM schemes for two-level inverter.



Figure 1. Block diagram of proposed scheme

The reference signal in *abc* coordinate system is transformed into the 3D triangular coordinate system (mnp coordinate system) and is normalized [25] to form normalized reference vector V_{ref} ($V_{m\nu}V_{p\nu}V_{p\nu}$). Proposed schemes use three first order sigma delta modulators with vector quantizer. The difference between normalized reference space vector (V_{ref}) and quantized space vector V_q ($V_{qm\nu}V_{qm\nu}V_{qm\nu}$) are applied to discrete time integrators to

generate the integrated error vector V_{ie} ($V_{ienv}V_{ienv}V_{iep}$). Integrated error vector V_{ie} follows V_{ref} . A space vector quantizer with step size one for m, n and p components is proposed. Depending on whether the normalized reference lies in odd sector or even sector the triangular voronoi region is determined and V_{ie} is quantized to its closest space vector in voronoi region V_q . The switching vector S_w $(S_w S_{iv} S_c)$ in *abc* coordinate system are obtained from quantized space vector (V_q). The simulink model of the proposed scheme is shown in Fig. 2. The proposed scheme is explained below in detail.

A. Generation of Normalized Reference Vector

In the 3D triangular coordinate system the axes m, n and p are mutually spaced at 60° apart. It corresponds to the line voltages a-b, b-c and c-a [25]. For a two-level inverter with dc bus voltage V_{DC}, the reference vector is normalized by dividing it with V_{DC}. The instantaneous normalized reference vector in 3D triangular coordinate system V_{ref} ($V_m V_n V_p$) can be expressed as [25]

$$V_m = (V_a - V_b) \div V_{DC} \tag{1}$$

$$V_{p} = (V_{p} - V_{c}) \div V_{DC} \tag{2}$$

$$V_p = (V_c - V_a) \div V_{DC} \tag{3}$$

where, V_a , V_b and V_c are instantaneous phase voltages.

The switching states in 3D triangular coordinate system obtained by equations (1-3) for Tow Level Inverter (TLI) are shown in Fig. 3. From Fig. 3 it is observed that the geometrical space encompassing the space vectors is a 3D hexagon with its fundamental sector being a triangle. All instantaneous values of V_{ref} lie in the 3D hexagonal plane with equation $V_m + V_n + V_p = 0$.

B. Proposed Space Vector Quantizer

A space vector quantizer with step size one for m, n and p components is proposed in this paper. As the step size increases the difference between V_{ref} and V_{ie} increases [16]. The sector in which the reference vector lies forms the voronoi region. The difference between coordinates of V_{ref} and vertices of sector in which it lies will be less than or equal to one, thus step size of the proposed quantizer is limited to one. V_{ie} is quantized to its nearest space vector in the sector. Let $X(X_mX_mX_p)$, $Y(Y_mY_mY_p)$ and $Z(Z_mZ_mZ_p)$ be the vertices of the sector in which V_{ref} lies.

In order to obtain the vertices of the sector in which V_{ref} lies, an intermediate space vector $I(I_m, I_n, I_p)$ is determined.

$$I_m = floor(V_m) \tag{4}$$

$$I_n = floor(V_n) \tag{5}$$

$$I_p = -(I_m + I_n) \tag{6}$$

where, *floor()* rounds the value to its nearest lowest integer.

If I_p satisfies condition (7) then V_{ref} lies in an odd sector as shown in Fig. 4(a) and if I_p does not satisfies condition (7) then V_{ref} lies in an even sector as shown in Fig. 4(b).

$$bs(V_p - I_p) \pounds 1 \tag{7}$$

The nearest three space vectors of V_{ref} can be expressed in terms of $I(I_m, I_n, I_p)$ as

a

$$X = \begin{cases} \begin{bmatrix} I_m, I_n, I_p \end{bmatrix}^T, & \text{if sec tor is odd} \\ \begin{bmatrix} I_m + 1, I_n + 1, I_p - 2 \end{bmatrix}^T, & \text{if sec tor is even} \end{cases}$$
(8)



Figure 2. Simulink model of proposed scheme



Figure 3. Normalized space vector diagram of two-level inverter in 3D triangular coordinate system

$$Y = \begin{bmatrix} I_m + 1, I_n, I_p - 1 \end{bmatrix}^T$$
(9)

$$Z = \left| I_m, I_n + 1, I_p - 1 \right|^{T}$$
(10)

In order to illustrate how the vertices of sector in which V_{ref} lies is determined from instantaneous value of V_{ref} two examples are considered. If angle of phase-a voltage is θ , then the angle made by the resultant space vector with respect to a-axis ωt is 90⁰- θ^0 (Fig. 5).

In the first example the instantaneous phase voltages at $\theta = 110^{\circ}$ for modulation index 0.8 are taken (sector 6). Here $V_m = 0.9074$, $V_n = -0.3151$ and $V_p = -0.5923$. Using the equations (4) to (6),

 $I_m = floor(0.9074) = 0, I_n = floor(-0.3151) = -1, I_p = -(0+-1) = 1.$ The intermediate space vector **I** is (0, -1, 1).

Here $abs (V_p - I_p) = abs (-0.5923 - 1) = 1.5923 > 1$. I_p does not satisfy condition (7) therefore V_{ref} lies in an even sector. By equations (8) to (10), the vertices of sector X, Y and Z are (1, 0, -1), (1, -1, 0) and (0, 0, 0) which are the vertices of sector 6 (Fig. 3).

In the second example the instantaneous phase voltages at $\theta = 35^{\circ}$ for modulation index 0.8 are taken (sector 1). Here $V_m = 0.0803$, $V_n = -0.7548$ and $V_p = -0.8351$. Using the equations (4) to (6),

 $I_m = floor(0.0803) = 0$, $I_n = floor(0.7548) = 0$, $I_p = -(0+0) = 0$. The intermediate space vector **I** is (0, 0, 0). Here $abs(V_p \cdot I_p) = abs(-0.8351 \cdot 0) = 0.8351 \cdot 1$. I_p satisfy condition (7) therefore V_{ref} lies in an odd sector. By equations (8) to (10), the vertices of sector X, Y and Z are (0, 0, 0), (1, 0, -1) and (0, 1, -1) which are the vertices of sector 1 (Fig. 3).

Euclidean distance between V_{ie} and vertices of voronoi region $X(X_{n\nu}X_{n\nu}X_{p})$, $Y(Y_{n\nu}Y_{n\nu}Y_{p})$ and $Z(Z_{n\nu}Z_{n\nu}Z_{p\nu}Z_{p\nu})$ are determined. The space vector having minimum euclidean distance with V_{ie} is selected as the quantized space vector $V_{q}(V_{qn\nu}V_{qn\nu}V_{qp\nu})$.



Figure 4. Voronoi region

C. Generation of Switching Vector

The switching vector in *abc* coordinate system (S_a, S_b, S_c) are obtained from the quantized space vector $V_q(V_{qnb}V_{qnb}V_{qp})$. Comparing the space vectors in *abc* coordinate system (Fig. 5) with corresponding space vectors in 3D triangular coordinate system (Fig. 3) the following relation is obtained for generating the active space vectors.

Advances in Electrical and Computer Engineering



Figure 5. Space vector diagram of two-level inverter in abc coordinate system

$$\begin{bmatrix} S_{a}, S_{b}, S_{c} \end{bmatrix}^{T} = \begin{cases} \begin{bmatrix} 1, 0, V_{qm} + V_{qp} \end{bmatrix}^{T}, & \text{if } sign(V_{qm}) \text{ isl} \\ \begin{bmatrix} V_{qm} + V_{qn}, 1, 0 \end{bmatrix}^{T}, & \text{if } sign(V_{qn}) \text{ isl} \\ \begin{bmatrix} 0, V_{qn} + V_{qp}, 1 \end{bmatrix}^{T}, & \text{if } sign(V_{qp}) \text{ isl} \end{cases}$$

where, sign () gives output as 1, 0 and -1 if the value is positive, zero and negative respectively.

If neither of V_{qm} , V_{qn} or V_{qp} is positive then quantized space vector V_q is a zero vector. The selection of zero vectors in different sectors will result in different discontinuous modulation schemes.

D. Proposed Discontinuous Modulation Strategies

Five discontinuous modulation schemes for SVPDM are defined in this paper. The first scheme termed as DSVPDMmin takes zero vector V0 (000) for all sectors. The zero vector placements in all sectors for DSVPDMmin are shown in Fig. 6(a). In the second scheme DSVPDMmax zero vector V7 (111) is selected for all sectors (Fig. 6(b)). In the third scheme termed as DSVPDM0 zero vector V0 (000) is selected for all even sectors and zero vector V7 (111) is selected for all odd sectors (Fig. 6(c)). In the fourth proposed scheme DSVPDM1 both zero vectors V0 (000) and V7 (111) are selected for each sector. In the odd sectors for the first 30° zero vector V7 is selected and for the next 30° zero vector **V**0 is selected. In the even sectors for the first 30° zero vector **V**0 is selected and for next 30° zero vector V7 is selected. The zero vector placements in DSVPDM1 is shown in Fig. 6(d). The criteria used to determine zero vectors in DSVPDM1 is given in (12) [16]. In the fifth scheme DSVPDM2 zero vector V0 (000) is selected for all odd sectors and zero vector V7 (111) is selected for all even sectors (Fig. 6(e)).

The switching vectors selected for proposed SVPDM schemes in different sectors are shown in Table I. Fig. 7 shows the clamping of a-phase pole voltage for the proposed schemes with respect to different sectors of space vector diagram. For all the five proposed discontinuous SVPDM schemes the pole voltage is clamped for a period of 120° .

$$V7 is selected, if ((V_a \times V_b \times V_c)^{3}0)$$

$$V0 is selected, otherwise$$
(12)

where, V_a , V_b and V_c are instantaneous phase voltages.

The SVPDM scheme [16] uses $\alpha\beta$ coordinates, hence the integrated error vector needs to be converted to *abc* coordinates to generate the switching vector.



Figure 6. Zero Vector placement in proposed DSVPDM schemes for sectors 1-6: (a) DSVPDMmin; (b) DSVPDMmax; (c) DSVPDM0; (d) DSVPDM1; (e) DSVPDM2

DSVPDMmin	1	2	3	4	5	6	Clamped to positive DC bus
DSVPDMmax	1	2	3	4	5	6	Clamped to negative DC bus
DSVPDM0	1	2	3	4	5	6	
DSVPDM1	1	2	3	4	5	6	
DSVPDM2	1	2	3	4	5	6	
Sector							

Figure 7. Clamping of a-leg pole voltage for the proposed schemes in sector 1-6 for the five Discontinuous SVPDM schemes

TABLE I. SWITCHING VECTORS SELECTED IN PROPOSED DSVPDM SCHEMES IN DIFFERENT SECTORS

Proposed	Sector							
Schemes	1	2	3	4	5	6		
	V1	V2	V3	V4	V5	V6		
DSVPDMmin	V2	V3	V4	V5	V6	V1		
	V0	V0	V0	V0	V0	V0		
	V1	V2	V3	V4	V5	V6		
DSVPDMmax	V2	V3	V4	V5	V6	V1		
	V7	V7	V7	V7	V7	V7		
	V1	V2	V3	V4	V5	V6		
DSVPDM0	V2	V3	V4	V5	V6	V1		
	V7	V0	V7	V0	V7	V0		
	V1	V2	V3	V4	V5	V6		
DSVDDM1	V2	V3	V4	V5	V6	V1		
DSVFDMI	V0	V0	V0	V0	V0	V0		
	V7	V7	V7	V7	V7	V7		
	V1	V2	V3	V4	V5	V6		
DSVPDM2	V2	V3	V4	V5	V6	V1		
	V0	V7	V0	V7	V0	V7		

The switching vectors are again converted to $\alpha\beta$ coordinates to provide the feedback for Sigma Delta Modulator. In the proposed DSVPDM schemes the switching vector in abc coordinates are obtained from the quantized space vector in 3D triangular coordinate system directly. Thus the feedback signals for SDM need not be generated separately in the proposed schemes. In SVPDM scheme [16] the space vector diagram is divided into seven non overlapping voronoi regions and a particular code vector is assigned to a voronoi region. In the proposed DSVPDM schemes the integrated error vector is quantized to nearest space vector of the sector in which reference vector lies, to minimize the deviation of integrated error vector from reference vector.

E. Optimized Zero Vector Selection in SVPDM Scheme

In DSVPDM schemes the integrated error vector is quantized to its nearest space vector. At lower modulation index the instances at which the integrated error vector getting quantized to zero vectors is more. Thus the optimum

Advances in Electrical and Computer Engineering

zero vector selection in DSVPDM may not be same as in DPWM. In order to analyze the effect of zero vector selection in DSVPDM schemes the 3rd harmonic content of pole voltage is considered. In Fig. 8 the 3rd harmonic content of pole voltage obtained for proposed DSVPDM schemes, SVPDM and SVPWM are plotted. In DSVPDMmin and DSVPDMmax where zero vector V0 and V7 are selected respectively for all sectors, the 3rd harmonic component retains its value around 20% similar to SVPWM. In DSVPDM1 at high modulation indexes the 3rd harmonic component is lower than 20%. At modulation index 0.8 and 0.7 the 3rd harmonic component obtained for DSVPDM1 is 4.56% and 12.53% respectively. As modulation index decreases the 3rd harmonic component of DSVPDM1 increases and it reaches over 150% at modulation index 0.3. In SVPDM, DSVPDM2 and DSVPDM0 the 3rd harmonic component of pole voltage is around 20% at modulation index 0.8. It increases as modulation index is decreased and reaches over 160% at modulation index 0.3. From Fig. 8 it can be inferred that DSVPDMmin and DSVPDMmax are the suitable schemes for adjustable speed drive of induction motor. DSVPDM1 can be used in high speed applications as it gives lower 3rd harmonic component at high modulation indexes. DSVPDM1 and DSVPDMmin can be combined for ASD such that for modulation index greater than or equal to 0.7 zero vectors are selected as in DSVPDM1 and V0 is selected otherwise.



Figure 8. Comparison of 3rd harmonic component of pole voltage obtained for proposed DSVPDM schemes, SVPDM and SVPWM

The switching vector V0 (000) and V7 (111) results is zero phase voltage. In the proposed DSVPDM schemes since the active vectors selected are same, the phase voltage will also remain same. Thus zero vector placements do not have any effect on phase voltage and motor phase current. Total Harmonic Distortion (THD) of phase voltage and motor phase current of proposed DSVPDM schemes are shown in Fig. 9 and Fig. 10 respectively. It can be observed that THD does not vary for phase voltage and motor phase current for proposed DSVPDM schemes. Pole voltage is the sum of phase voltage and Common Mode Voltage (CMV). The waveforms extracted by lowpass filtering pole voltage, phase voltage and CMV of the proposed schems are shown in Fig. 11. Since the five DSVPDM schemes have similar phase voltage their common mode voltage varies depending on zero vector selection.

III. EXPERIMENTAL RESULTS AND DISCUSSION

The proposed DSVPDM schemes are implemented for a







Figure 10. THD% of motor phase current obtained for proposed DSVPDM schemes



Figure 11. Waveforms extracted by low pass filtering Pole Voltage, Phase Voltage and Common Mode Voltage of the proposed schemes

11.5 kVA two-level inverter driving a 3-HP induction motor using open loop v/f control. The experimental setup is shown in Fig. 12. dSpace DS1104 RTI platform is used to implement the proposed schemes with a sampling frequency of 20 kHz. The a-phase pole voltage, phase voltage and motor phase current obtained for proposed schemes and SVPDM at modulation index 0.8 is shown in Fig. 13.

In Fig. 13 the first trace shows pole voltage, second trace

Advances in Electrical and Computer Engineering

shows phase voltage and third trace shows the motor The zero vector selection in current proposed DSVPDMmin, DSVPDMmax, DSVPDM0, DSVPDM1 and DSVPDM2 is similar to DPWMmin, DPWMmax, DPWM0, DPWM1 and DPWM2 respectively [15]. In DSVPDMmin the pole voltage is clamped to 0 V from 210° to 330° (Fig. 13(a)). In DSVPDMmax the pole voltage is clamped to 100 V from 30° to 150° (Fig. 13(b)). In DSVPDM0 the pole voltage is clamped to 100 V from 30° to 90° and clamped to 0 V from 210° to 270° (Fig. 13(c)). In DSVPDM1 the pole voltage is clamped to 100 V from 60° to 120° and clamped to 0 V from 240° to 300° (Fig. 13(d)). In DSVPDM2 the pole voltage is clamped to 100 V from 90° to 150° and clamped to 0 V from 270° to 330° (Fig. 13(e)). The phase voltage and motor current are same for the proposed schemes (Fig. 13).

The 3^{rd} harmonic component of pole voltage obtained experimentally for proposed schemes, SVPDM and SVPWM at modulation index 0.8 and 0.4 are shown in Table II.

The 3rd harmonic components are obtained using the FFT analysis feature of digital oscilloscope. DSVPDMmin and DSVPDMmax have 3rd harmonic component around 20% similar to SVPWM at both modulation index 0.8 and 0.4 (Table II). This shows that the optimum zero vector placement in SVPDM schemes for adjustable speed drive of induction motor is either selecting **V0** for all sectors (DSVPDMmin) or **V7** for all sectors (DSVPDMmax).

At modulation index 0.8 the 3rd harmonic component of pole voltage of DSVPDM1 is 80.28% lower than SVPWM,

79.6% lower than DSVPDMmin and 79.1% lower than DSVPDMmax (Table II). This makes DSVPDM1 a better modulation technique for high speed applications.

	3 rd Harmonic component of Pole Voltage				
Schemes	Modulation index 0.8	Modulation index 0.4			
DSVPDMmin	20.5%	20.6%			
DSVPDMmax	20%	19.9%			
DSVPDM0	23.9%	134%			
DSVPDM1	4.18%	116%			
DSVPDM2	22.7%	132%			
SVPDM	22.3%	131%			
SVPWM	21.2%	21.1%			



Figure 12. Experimental setup



Figure 13. Pole Voltage (V_{A0}), Phase Voltage (V_{AN}) and Phase Current (I_A) at modulation index 0.8 for: (a) DSVPDMmin, (b) DSVPDMmax, (c) DSVPDM0, (d) DSVPD1, (e) DSVPDM2 and (f) SVPDM. Scale: For upper trace (V_{A0}), Y-axis: 100V/div, middle trace (V_{AN}), Y-axis: 50 V/div and lower trace (I_A), Y-axis: 500 mA/div. X-axis: 10ms/div

IV. COMPARISON WITH EXISTING SCHEMES

The number of switching per cycle of reference signal obtained for proposed DSVPDM schemes, SVPDM and DPWM schemes is shown in Fig. 14. The proposed DSVPDM schemes has less switching per cycle than DPWM schemes.

THD of phase voltage and motor phase current obtained for proposed DSVPDM schemes is compared with SVPDM and DPWM schemes in Fig. 15 and Fig. 16 respectively. The proposed DSVPDM schemes shows better THD characheristics than SVPDM, DPWM0, DPWM1, DPWM2 and DPWM3 over the entire modulation range. At higher modulation index the proposed DSVPDM schemes have better THD characheristics than DPWMmin and DPWMmax.



Figure 14. Comparison of Number of switching per cycle obtained for proposed DSVPDM schemes with SVPDM and DPWM schemes



Figure 15. Comparison of THD% of phase voltage obtained for proposed DSVPDM schemes with SVPDM and DPWM schemes

To analyze the DC bus utilization of DSVPDM schemes the fundamental voltage obtained for proposed DSVPDM schemes, SVPDM and DPWM schemes are plotted in Fig. 17. From Fig. 17 it can be observed that the fundamental voltage of proposed DSVPDM schemes, SVPDM and DPWM schemes are same. This shows that DSVPDM schemes have DC bus utilization similar to DPWM schemes and SVPDM.

V. CONCLUSION

For Space Vector Pulse Density Modulation (SVPDM) schemes the inverter output is clamped for 120⁰ in a cycle irrespective of how zero vectors are selected and it is a discontinuous modulation scheme. Selecting same zero



Figure 16. Comparison of THD% of motor phase current obtained for proposed DSVPDM schemes with SVPDM and DPWM schemes



Figure 17. Comparison of fundamental voltage obtained for proposed DSVPDM schemes with SVPDM and DPWM schemes

vectors for all sectors gives optimized SVPDM scheme for adjustable speed control of Induction Motor (DSVPDMmin, DSVPDMmax).

This results in retaining the 3rd harmonic component of pole voltage to around 20% for all modulation indexes. Selecting zero vectors such as to clamp the pole voltage to positive DC bus during 60⁰ to 120⁰ and negative DC bus during 240⁰ to 300⁰ (DSVPDM1) will give reduced 3rd harmonic content at higher modulation index. The proposed schemes are validated experimentally. In DSVPDM schemes the way in which zero vectors are selected does not affect the phase voltage and phase current. The performance of proposed DSVPDM schemes are compared with existing SVPDM schemes. The proposed DSVPDM schemes show better THD characteristics for phase voltage and phase current. The proposed DSVPDM schemes have DC bus utilization similar to SVPDM and space vector based DPWM schemes.

ACKNOWLEDGMENT

J.M.P thanks Kerala State Council for Science Technology and Environment for their support in the form of Research Fellowship.

REFERENCES

- C. C. Chan, "The state of the art of electric and hybrid vehicles," in Proceedings of the IEEE, vol. 90, no. 2, pp. 247-275, Feb. 2002. doi:10.1109/5.989873
- [2] M. Zeraoulia, M. E. H. Benbouzid and D. Diallo, "Electric motor drive selection issues for HEV propulsion systems: A comparative study," in IEEE Transactions on Vehicular Technology, vol. 55, no. 6, pp. 1756-1764, Nov. 2006. doi:10.1109/TVT.2006.878719
- [3] K. Zhou, D. Wang, "Relationship between space-vector modulation and three-phase carrier-based PWM: A comprehensive analysis

[three-phase inverters]," in IEEE Transactions on Industrial Electronics, vol. 49, no. 1, pp. 186-196, Feb. 2002. doi:10.1109/41.982262

- [4] W. Yao, H. Hu and Z. Lu, "Comparisons of space-vector modulation and carrier-based modulation of multilevel Inverter," in IEEE Transactions on Power Electronics, vol. 23, no. 1, pp. 45-51, Jan. 2008. doi:10.1109/TPEL.2007.911865
- [5] H. W. van der Broeck, H.-C. Skudelny and G. V. Stanke, "Analysis and realization of a pulsewidth modulator based on voltage space vectors," in IEEE Transactions on Industry Applications, vol. 24, no. 1, pp. 142-150, Jan.-Feb. 1988. doi:10.1109/28.87265
- [6] Q. M. Attique, Y. Li and K. Wang, "A survey on space-vector pulse width modulation for multilevel inverters," in CPSS Transactions on Power Electronics and Applications, vol. 2, no. 3, pp. 226-236, Sept. 2017. doi:10.24295/CPSSTPEA.2017.00021
- [7] J. T. Boys and P. G. Handley, "Harmonic analysis of space vector modulated PWM waveforms," IEEE Proceedings B (Electric Power Applications), vol. 137, no. 4, pp. 197-204, July 1990. doi:10.1049/ipb.1990.0023
- [8] Y.-S. Lai and S. R. Bowes, "Optimal bus-clamped PWM techniques for three-phase motor drives," 30th Annual Conference of IEEE Industrial Electronics Society, 2004. IECON 2004, 2004, pp. 1475-1480 Vol. 2. doi:10.1109/IECON.2004.1431796
- [9] Y. Wu, M. A. Shafi, A. M. Knight and R. A. McMahon, "Comparison of the effects of continuous and discontinuous PWM schemes on power losses of voltage-sourced inverters for induction motor drives," in IEEE Transactions on Power Electronics, vol. 26, no. 1, pp. 182-191, Jan. 2011. doi:10.1109/TPEL.2010.2054837
- [10] G. Narayanan, D. Zhao, H. K. Krishnamurthy, R. Ayyanar and V. T. Ranganathan, "Space vector based hybrid PWM techniques for reduced current ripple," in IEEE Transactions on Industrial Electronics, vol. 55, no. 4, pp. 1614-1627, April 2008. doi:10.1109/TIE.2007.907670
- [11] A. C. Binojkumar, B. Saritha and G. Narayanan, "Experimental comparison of conventional and bus-clamping PWM methods based on electrical and acoustic noise spectra of induction motor drives," in IEEE Transactions on Industry Applications, vol. 52, no. 5, pp. 4061-4073, Sept.-Oct. 2016. doi:10.1109/TIA.2016.2584578
- [12] G. Narayanan, H. K. Krishnamurthy, D. Zhao and R. Ayyanar, "Advanced bus-clamping PWM techniques based on space vector approach," in IEEE Transactions on Power Electronics, vol. 21, no. 4, pp. 974-984, July 2006. doi:10.1109/TPEL.2006.876854
- [13] T. Bhavsar and G. Narayanan, "Harmonic analysis of advanced busclamping PWM techniques," in IEEE Transactions on Power Electronics, vol. 24, no. 10, pp. 2347-2352, Oct. 2009. doi:10.1109/TPEL.2009.2013492
- [14] O. Ojo, "The generalized discontinuous PWM scheme for three-phase voltage source inverters," in IEEE Transactions on Industrial

Electronics, vol. 51, no. 6, pp. 1280-1289, Dec. 2004. doi:10.1109/TIE.2004.837919

- [15] N. Praveena, G. Satheesh and R. Ram Prasad, "Space vector based generalized DPWM algorithms for VSI fed induction motor drive," Int. Journal of Engineering Research and Applications, vol. 3, no. 5, pp. 102-109, September 2013
- [16] B. Jacob and M. R. Baiju, "Spread spectrum modulation scheme for two level inverter using vector quantized space vector based pulse density modulation" IET Electric Power Applications, vol. 5, no. 7, pp. 589-596, August 2011. doi:10.1049/iet-epa.2010.0260
- [17] B. Jacob and M. R. Baiju, "Simple multilevel inverter based induction motor drive scheme using sigma delta converter with space vector quantizer" IET Journal on Power Electronics, vol. 5, no. 8, pp.1483-1490, September 2012. doi:10.1049/iet-pel.2012.0047
- [18] B. Jacob and M. R. Baiju, "Vector-quantized space-vector-based spread spectrum modulation scheme for multilevel inverters using the principle of oversampling ADC," in IEEE Transactions on Industrial Electronics, vol. 60, no. 8, pp. 2969-2977, Aug. 2013. doi:10.1109/TIE.2012.2202355
- [19] B. Jacob and M. R. Baiju, "A new space vector modulation scheme for multilevel inverters which directly vector quantize the reference space vector," in IEEE Transactions on Industrial Electronics, vol. 62, no. 1, pp. 88-95, Jan. 2015. doi:10.1109/TIE.2014.2326998
- [20] J. M. Paul and B. Jacob, "Fractal based sigma delta modulation scheme for multilevel inverter," International Journal of Applied Engineering Research, vol. 13, no. 16, pp. 12861-12867, August 2018
- [21] M. A. Menon and B. Jacob, "A simplified space vector pulse density modulation scheme without coordinate transformation and sector identification," in IEEE Transactions on Industrial Electronics, vol. 69, no. 5, pp. 4431-4439, May 2022. doi:10.1109/TIE.2021.3080201
- [22] J. M. Paul and B. Jacob, "Discontinuous space vector pulse density modulation scheme for multilevel inverter using abc coordinates," 2022 International Symposium on Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM), 2022, pp. 736-741, doi:10.1109/SPEEDAM53979.2022.9842237
- [23] K. -B. Park, P. Klaus and R. M. Burkart, "Spread spectrum modulation for LCL filter design," 20th International Symposium on Power Electronics (Ee), 2019, pp. 1-6. doi:10.1109/PEE.2019.8923040
- [24] J. M. Erdman, R. J. Kerkman, D. W. Schlegel and G. L. Skibinski, "Effect of PWM inverters on AC motor bearing currents and shaft voltages," in IEEE Transactions on Industry Applications, vol. 32, no. 2, pp. 250-259, March-April 1996. doi:10.1109/28.491472
- [25] A. Gopinath and S. G, "A triangular 3-D coordinate system for multilevel SVPWM generation," in IEEE Transactions on Industry Applications, vol. 56, no. 4, pp. 4061-4070, July-Aug. 2020. doi:10.1109/TIA.2020.2995832