# Analysis and Control of a New Dual-input Impedance-based DC-DC Converter for Hybrid PV-FC Systems 

Pezhman BAYAT, Alfred BAGHRAMIAN<br>Department of Electrical Engineering, Faculty of Engineering, Guilan University, Rasht, Iran alfred@guilan.ac.ir


#### Abstract

A new dual-input DC-DC converter based on quasi-Z source converter is proposed in this study. This converter is a suitable option for efficiently interfacing two energy sources with a common load. The proposed topology, by integrating the switched-capacitor cell and coupled-inductor, provides a high step-up gain of voltage conversion at small duty cycles. This topology works only by two switches and voltage stress across the switches is low. Furthermore, continuous input current is one of the key features of the proposed converter which makes it suitable for hybrid photovoltaic and fuel cell systems. In this research, it is attempted to explain the operating principles, steady-state analysis, control and modulation for the proposed converter under continuous inductor current mode. The merits of the proposed converter are presented compared with those of other dual-input converters. Finally, simulation results from MATLAB\Simulink are presented and experiments with a 150 W prototype are performed to investigate the performance and effectiveness of the studied circuit.


Index Terms-control design, DC-DC power converter, fuel cells, photovoltaic systems, switched capacitor circuits.

## I. Introduction

In recent years, renewable energy sources have played a relatively important role in world energy production. However, intermittent and randomness of such energy sources may negatively impact the power grids [1]. In this regard, the hybrid energy systems (HESs) are installed to deal with these problems and also provide energy flow and voltage regulation among different inputs [2]. In general, HESs are classified into two categories: active and passive [3]. The passive HES for two input sources is shown in Fig. 1(a). In this structure, it is possible to only control the total power drawn from the combination of inputs, while there is no control over the power of each input. In addition, the contribution of each source is determined by its internal impedance. The active HES for two inputs is presented in Fig. 1(b). In this structure, the total power demand is distributed in a controlled manner between input sources using two separate single-input converters (SICs). Unlike the passive HES, voltages of input sources are not dependent on each other and thus the capacity of each input can be fully utilized. However, due to the use of an additional converter, which leads to higher cost and lower efficiency, these topologies turn into inefficient methods [4].
Multi-input converters (MICs) have recently appeared as promising approaches capable of interfacing with different inputs such as fuel cell (FC), renewable energy sources, and energy storages. The active HES using an MIC for two input
sources is presented in Fig. 1(c). The key advantages of this type of converter are lower part counts, compact structure, and higher efficiency [5-6]. The fundamental concepts for developing SICs can be extended to the synthesis of MICs.

In the past decade, the isolated and non-isolated types of MICs have been widely reported in the literature. Nonisolated MICs are mainly used in the applications where a low voltage regulation ratio is required and isolation is not critically needed. These topologies are usually constructed by combining several traditional converters [7-12]. Based on this structure, some boost converters were combined in [78], some buck converters were connected at the input side in [9-10] and some buck-boost converters were utilized in [1112]. Further, another two non-isolated MICs were presented in [13-14]. These two converters are suitable for the power management of renewable energy applications. However, simultaneous power delivery is not possible from input sources.
Notably, many applications require isolation in the system, which makes the non-isolated topologies insufficient. In applications that require isolation and high voltage gain ratios, isolated MICs are preferred [15]. As can be inferred from [15-18], isolated MICs are usually derived from the traditional full-bridge (FB) or half-bridge (HB) topologies, which use a large number of switches and highfrequency transformer (HFT). However, using HFT and a large number of switches increases the converter size, losses, and cost; makes the converter bulky; and reduces the overall power density.

The FB converter is one of the traditional topologies based on using galvanic isolation. Utilizing this structure, two types of isolated dual-input DC-DC converters were presented in [15-16] for photovoltaic (PV) applications. Topology proposed in [15] is derived by applying twowinding HFT. By sacrificing the isolation between the voltage sources on the same side of the isolation HFT, the number of switches in this category of topologies is reduced, simplifying its design. A similar topology, using FB and HB structures at both primary and secondary sides of the isolation transformer, was proposed in [16]. The authors in [17-18] offered a new isolated FB based MIC and attempted to use only one switch for each input source on the primary side. However, each input still requires a separate inductor, which increases the number of components in the topology. Topologies proposed in [15-18] are extraordinary for applications that require isolated port; however, there are still too many components and switches in these converters.


Figure 1. HESs: (a) passive topology using a SIC; (b) active topology using independent SICs; and (c) active topology using an MIC

Shoot-through is another common problem that may occur in these converters [19]. It is defined as the condition when both switches in one leg are turned ON, which leads to connection of input sources to the ground. Although control methods can be used to avoid shoot-through, this problem still exists and cannot be solved completely [20].

Impedance networks (INs) have been recently introduced as a new approach for improving the efficiency of SICs [21]. The main advantage of impedance based converters is to achieve higher voltage gain at a lower duty cycle and at lower losses [21-22]. Among these converters, the quasi Z source converter (QZSC) has been presented recently with many key advantages, such as having low voltage stress on capacitors and continuous input current, which make it possible to improve the system reliability [22]. Nevertheless, this converter has a limited voltage gain, which makes it unusable for applications that require high voltage gain. More importantly, because of having the quasi Z-network, this topology is protected from shoot-through and opencircuit faults that will definitely damage converters. In [22], the traditional single-input QZSC was used for a PV power generation system. It showed excellent performance and fulfilled all the requirements for PV systems. However, for HESs, because this converter has only one input, first input must be connected to the load through this topology and then the second input must be connected through another SIC. As mentioned earlier, the main problem in this traditional method is that it has a low performance since an additional DC-DC converter is used for the second input.

According to the mentioned points, the main weakness of non-isolated MICs is that they are not suitable in applications where the system requires galvanic isolation; moreover, they have limited voltage gain. On the other hand, the main disadvantage of isolated MICs is the shootthrough problem and as well as the high number of components and switches in these converters.

This paper proposes a novel dual-input impedance-based DC-DC converter for hybrid PV-FC systems with the aim of filling the mentioned gap in the literature. The circuit configuration of the proposed converter is illustrated in Fig. 2. The proposed topology has dual inputs; one input is for the PV panel and the other input for the FC module. Consequently, it can transfer energy from both input sources to the output load individually and simultaneously. The presented topology integrates both the switched-capacitor and coupled-inductor techniques to achieve high voltage
gains at rather small duty cycles with low voltage stress on components. In addition, it is immune to the shoot-through problem. Another feature of this typology is that there are only two switches in this structure. It is noteworthy that having a low number of switches leads to reduced losses, cost, and size of the converter and reduced the number of required gate driver circuits. Finally, an effective controlling mechanism has been developed for this converter.

The remainder of this paper is organized as follows: The structure of the proposed converter and its operating principles are presented in sections 2 and 3, respectively. Section 4 provides a short description of the steady-state analysis. Section 5 presents the efficiency analysis and power losses calculation. Comparison and performance assessment of the proposed converter with some other converters are discussed in section 6. Control, modulation, simulation, and experimental results for the proposed topology are presented in sections 7 and 8. Finally, in section 9 , the concluding remarks are presented.

## II. Topology Description of the Proposed Converter

The circuit of the proposed impedance-based dual-input DC-DC converter is shown in Fig. 2. This converter consists of one coupled-inductor with two windings. The coupledinductor is modeled by magnetizing inductance $L_{m}$, an ideal transformer with turns ratio $\mathrm{N}=\mathrm{N}_{\mathrm{S}} / \mathrm{N}_{\mathrm{P}}$ and leakage inductances $\mathrm{L}_{\mathrm{k} 1}$ and $\mathrm{L}_{\mathrm{k} 2}$. In addition, the coupling coefficient is expressed by $\beta=\mathrm{L}_{\mathrm{m}} /\left(\mathrm{L}_{\mathrm{m}}+\mathrm{L}_{\mathrm{k} 1}\right)$. The circuit employs five diodes ( $\mathrm{D}_{\mathrm{PV}}, \mathrm{D}_{\mathrm{o}}, \mathrm{D}_{1}, \mathrm{D}_{2}$, and $\mathrm{D}_{3}$ ), one input inductor $\left(\mathrm{L}_{1}\right)$ and five capacitors ( $\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ and $\mathrm{C}_{4}$ ). Two power switches ( $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ ) in the proposed structure are the main controllable components that control the power flow, where MOSFETs are used. In this structure, $\mathrm{d}_{1}$ and $\mathrm{d}_{2}$ are the duties of switches $S_{1}$ and $S_{2}$, respectively. The secondary side of the coupled-inductor with capacitors $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$ and diodes $\mathrm{D}_{2}$ and $\mathrm{D}_{3}$ operates as a switched-capacitors cell. Then, higher voltage gains at rather small duty cycles are achieved without a further increase in the turns ratio of the coupledinductor. Moreover, diode $\mathrm{D}_{\mathrm{PV}}$ conducts in a complementary manner with switch $\mathrm{S}_{2}$.


Figure 2. The proposed impedance-based dual-input DC-DC converter

## III. Operational Principles

The proposed converter operates in continues conduction mode (CCM) condition. To simplify the circuit analysis, the following assumptions have been made:

- All devices consisting the power switches and diodes are assumed to be ideal;
- Due to the large enough values of all capacitors, their voltages can be assumed to be constant in one cycle;
- Due to the large enough values of input inductor $\left(\mathrm{L}_{1}\right)$, the input current ripple can be ignored in one cycle;
- Voltage of the FC module $\left(\mathrm{V}_{\mathrm{FC}}\right)$ is greater than the
voltage of the PV panel ( $\mathrm{V}_{\mathrm{PV}}$ ), therefore, one can obtain that $\mathrm{V}_{\mathrm{PV}}<\mathrm{V}_{\mathrm{FC}}<\mathrm{V}_{\mathrm{o}}$;
- Without loss of generality, the case $\mathrm{d}_{1}>\mathrm{d}_{2}$ is assumed. For $\mathrm{d}_{1}<\mathrm{d}_{2}$, a similar analysis can be followed.
The equivalent circuits depicting the operation of the proposed converter for each time interval and the theoretical waveforms diagram in CCM operation are respectively plotted in Fig. 3 and Fig. 4. Except time intervals III, IV and VII, other ones are very short so, these three intervals are the main switching modes during which the MOSFETs are ON or OFF for a long time. The proposed topology presents seven operation modes as shown in Figs. 3 and 4.

Time interval I ( $\mathbf{t}_{\mathbf{0}}<\mathbf{t}<\mathbf{t}_{\mathbf{1}}$; Fig. 3(a)): At $\mathrm{t}=\mathrm{t}_{0}$, the switches $S_{1}$ and $S_{2}$ are turned $O N$, diodes $D_{2}$ and $D_{3}$ are forward biased, while the diodes $\mathrm{D}_{1}, \mathrm{D}_{\text {PV }}$ and $\mathrm{D}_{0}$ are reversebiased. The capacitor $\mathrm{C}_{2}$ is discharged. The magnetizing inductor $\left(\mathrm{L}_{\mathrm{m}}\right)$ and leakage inductor $\left(\mathrm{L}_{\mathrm{k} 1}\right)$ are charged by $\mathrm{V}_{\mathrm{FC}}$. The energy stored in leakage inductor $\left(\mathrm{L}_{\mathrm{k} 2}\right)$ is transferred to switched-capacitor $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$. The output capacitor $\mathrm{C}_{0}$ sustains the load.

Time interval II ( $\mathbf{t}_{\mathbf{1}}<\mathbf{t}<\mathbf{t}_{\mathbf{2}}$; Fig. 3(b)): The switches $\mathrm{S}_{1}$ and $S_{2}$ are remained ON during this period. Diode $D_{0}$ is forward biased and diodes $D_{1}, D_{2}, D_{3}$ and $D_{P V}$ are reversebiased, as clarified in Fig. 3(b). The capacitor $\mathrm{C}_{2}$ and the leakage inductors keep their states as in time interval I. The energies stored in capacitors $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$ are transferred to the load and also the output capacitor $\mathrm{C}_{0}$ is charged.

Time interval III ( $\mathbf{t}_{2}<\mathbf{t}<\mathbf{t}_{3}$; Fig. 3(c)): In this mode, the energy from FC module is still transfer to $L_{m}$ and $L_{k 1}$, also the input inductor $\left(\mathrm{L}_{1}\right)$ receives energy from input source $\mathrm{V}_{\mathrm{FC}}$. Then, its current increases linearly. $\mathrm{L}_{\mathrm{m}}$ transfers the stored energy to the secondary. The general conditions of the circuit are similar to the previous time interval. The energies stored in $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are still discharged to the load. A part of magnetizing inductor energy is transferred to the secondary side through coupled-inductor and charging capacitors $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$, with respect to the conversion ratio N , and also passes the energy to the load. The corresponding current waveforms are plotted in Fig. 4. When the switch $\mathrm{S}_{2}$ is turned OFF at $\mathrm{t}_{3}$, this interval is finished. Considering equivalent circuit shown in Fig. 3(c), by applying KVL principle, the following equations can be expressed as:

$$
\begin{gather*}
V_{L 1}^{\text {III }}=V_{F C}+V_{C_{2}}  \tag{1}\\
V_{L 2}^{\text {III }}=V_{C_{1}}  \tag{2}\\
V_{\text {out }}=V_{L 3}^{\text {III }}+V_{C_{3}}+V_{C_{4}}  \tag{3}\\
V_{L m}^{\text {III }}=V_{L 2}^{\text {III }} \times \frac{L_{m}}{L_{m}+L_{k 1}} \tag{4}
\end{gather*}
$$

Replacing coupling coefficient ( $\beta$ ) in (4) and considering (2), $\mathrm{V}_{\mathrm{Lm}}^{\mathrm{III}}$ will be obtained as:

$$
\begin{equation*}
V_{L m}^{I I I}=\beta V_{C_{1}} \tag{5}
\end{equation*}
$$

Considering the turns ratio $(\mathrm{N})$ of an ideal transformer, $V_{\mathrm{L}}^{\mathrm{III}}$ will be obtained as:

$$
\begin{equation*}
V_{L 3}{ }^{I I I}=N V_{L m}{ }_{L}^{I I I} \tag{6}
\end{equation*}
$$

Applying $\mathrm{V}_{\mathrm{Lm}}^{\mathrm{III}}$ from (5) into (6), gives the following relationship for $V_{L I}^{\text {III }}$ as:

$$
\begin{equation*}
V_{L 3}{ }^{I I I}=N \beta V_{C_{1}} \tag{7}
\end{equation*}
$$



Figure 3. The operation modes of the proposed converter: (a) $\mathrm{t}_{0}<\mathrm{t}<\mathrm{t}_{1}$, (b) $t_{1}<t<t_{2}$, (c) $t_{2}<t<t_{3}$, (d) $t_{3}<t<t_{4}$, (e) $t_{4}<t<t_{5}$, (f) $t_{5}<t<t_{6}$, (g) $t_{6}<t<t_{7}$

Time interval IV ( $\mathbf{t}_{3}<\mathbf{t}<\mathbf{t}_{4}$; Fig. 3(d)): It is similar to the previous time interval, but $\mathrm{S}_{2}$ is turned OFF; the FC module is removed from the circuit and the energy from PV panel is transfer to $\mathrm{L}_{\mathrm{m}}$ and $\mathrm{L}_{\mathrm{k} 1}$. Because the primary side of the coupled-inductor is parallel with capacitor $\mathrm{C}_{1}$, then, its current increases linearly with the same previous slope. Similar to previous time interval, $\mathrm{V}_{\mathrm{L} 3}$ and $\mathrm{V}_{\mathrm{L} 2}$ are equal to $-\mathrm{N} \beta \mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 1}$, respectively. Therefore, following equations can be calculated using the circuit configuration
shown in Fig. 3(d) as follows.

$$
\begin{gather*}
V_{L 1}^{I V}=V_{P V}+V_{C_{2}}  \tag{8}\\
V_{L 2}^{I V}=V_{C_{1}}  \tag{9}\\
V_{L 3}{ }^{I V}=N \beta V_{C_{1}} \tag{10}
\end{gather*}
$$

Time interval $V\left(\mathbf{t}_{4}<\mathbf{t}<\mathbf{t}_{5}\right.$; Fig. 3(e)): At the moment $\mathrm{t}_{4}$, $\mathrm{S}_{1}$ is turned OFF, so both of the switches are OFF in this time interval; $D_{1}$ and $D_{0}$ are forward biased and $D_{2}$ and $D_{3}$ are reverse-biased. $L_{k 2}$ transfers its energy to $\mathrm{C}_{3}, \mathrm{C}_{4}$ and the load. The capacitor $C_{0}$ receives energy. This mode is terminated, when $D_{2}$ and $D_{3}$ conduct at $t=t_{5}$, as well as $D_{o}$ is turned OFF.

Time interval VI ( $\mathbf{t}_{5}<\mathbf{t}<\mathbf{t}_{\mathbf{6}}$; Fig. 3(f)): At the moment $t_{5}$, diodes $D_{2}$ and $D_{3}$ are switched ON simultaneously. $D_{1}$ remained forward biased, while $S_{1}$ and $S_{2}$ and Do are OFF. In this stage, capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$ are charged. The energy transferred into the output load $\mathrm{R}_{\mathrm{o}}$ transforms by discharged the output capacitor $\mathrm{C}_{0}$.

Time interval VII ( $\mathbf{t}_{6}<\mathbf{t}<\mathbf{t}_{\mathbf{7}}$; Fig. 3(g)): In this mode, the diodes $\mathrm{D}_{1}, \mathrm{D}_{2}$, and $\mathrm{D}_{3}$ conduct the current while switches $S_{1}$ and $S_{2}$ and diode $D_{o}$ are OFF as in time interval VI. A part of magnetizing inductor energy is transferred to the secondary side through coupled-inductor and charging capacitors $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$, with respect to the conversion ratio N . The corresponding current waveforms are plotted in Fig. 4. The output capacitor $\mathrm{C}_{0}$ solely supplies to the load. This mode is terminated, when $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ are turned ON at $\mathrm{t}=\mathrm{t}_{7}$. By applying KVL, the following equations can be calculated using the circuit configuration shown in Fig. 3(g).

$$
\begin{gather*}
V_{L 1}^{V I I}=V_{P V}+V_{C_{2}}+V_{L_{2}}^{V I I}-V_{C_{1}}  \tag{11}\\
V_{L 2}^{V I I}=-V_{C_{2}} \tag{12}
\end{gather*}
$$

Substituting (12) into (11) leads to:

$$
\begin{equation*}
V_{L 1}^{V I I}=V_{P V}-V_{C_{1}} \tag{13}
\end{equation*}
$$

Also following relationship is valid.

$$
\begin{equation*}
V_{L_{3}}^{V I I}=-V_{C_{3}}=-V_{C_{4}}=N V_{L m}^{V I I} \tag{14}
\end{equation*}
$$

Also:

$$
\begin{equation*}
V_{L m}^{V I I}=-\beta V_{C_{2}} \tag{15}
\end{equation*}
$$

Substituting (15) into (14) leads to:

$$
\begin{equation*}
V_{C_{3}}=V_{C_{4}}=N \beta V_{C_{2}} \tag{16}
\end{equation*}
$$

## IV. Steady State Analysis

As mentioned earlier, due to the short values of time durations I, II, V and VI, they can be neglected. By writing down the voltage-second balance principle on the input and coupled inductors, the following equations are obtained.

The average voltage across $\mathrm{V}_{\mathrm{L} 2}$ during each switching cycle is given by:

$$
\begin{equation*}
\int_{0}^{T_{s}} V_{L_{2}} d t=0 \tag{17}
\end{equation*}
$$

Substituting (2), (9) and (12) into (17) leads to:

$$
\begin{align*}
& \int_{0}^{d_{2} T_{s}} V_{L_{2}}^{I I I} d t+\int_{0}^{\left(d_{1}-d_{2}\right) T_{s}} V_{L_{2}}^{I V} d t+\int_{0}^{\left(1-d_{1}\right) T_{s}} V_{L_{2}}^{V I I} d t=0  \tag{18}\\
& \quad \Rightarrow d_{2} V_{C_{1}}+\left(d_{1}-d_{2}\right) V_{C_{1}}+\left(1-d_{1}\right)\left(-\mathrm{V}_{\mathrm{C}_{2}}\right)=0
\end{align*}
$$

In terms of the above-mentioned analysis, it can be concluded that the relationship between $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$ is:

$$
\begin{equation*}
V_{C_{1}}=\frac{\left(1-d_{1}\right)}{d_{1}} V_{C_{2}} \tag{19}
\end{equation*}
$$

Replacing (19) in (7), $\mathrm{V}_{\mathrm{L}}^{\mathrm{IIII}}$ will be obtained as:

$$
\begin{equation*}
V_{L 3}^{I I I}=N \beta\left(\frac{1-d_{1}}{d_{1}}\right) V_{C_{2}} \tag{20}
\end{equation*}
$$

The average voltage across $\mathrm{V}_{\mathrm{L} 1}$ during each switching cycle is given by:

$$
\begin{equation*}
\int_{0}^{T_{s}} V_{L_{1}} d t=0 \tag{21}
\end{equation*}
$$

Substituting (1), (8) and (13) into (21) leads to:

$$
\begin{align*}
& \int_{0}^{d_{2} T_{s}} V_{L_{1}}^{I I I} d t+\int_{0}^{\Rightarrow} d_{2} V_{F C}+\left(1-d_{2}\right) V_{P V}+d_{1} V_{C_{2}}^{\left(d_{1}-d_{2}\right) T_{s}}+\left(d_{1}-1\right) V_{\mathrm{C}_{1}}=0 \tag{22}
\end{align*}
$$

From (19) and (22) it can be consider that:

$$
\begin{equation*}
V_{C_{2}}=\frac{d_{2} d_{1}}{1-2 d_{1}} V_{F C}+\frac{d_{1}\left(1-d_{2}\right)}{1-2 d_{1}} V_{P V} \tag{23}
\end{equation*}
$$

Finally, considering (3), (16), (20), and (23), the voltage gain relationship will be obtained as:

$$
\begin{equation*}
V_{\text {out }}=N \beta\left[\frac{\left(1+d_{1}\right)\left(1-d_{2}\right) V_{P V}+d_{2}\left(1+d_{1}\right) V_{F C}}{1-2 d_{1}}\right] \tag{24}
\end{equation*}
$$



Figure 4. The typical waveforms of the proposed dual-input converter
Taking into account the conditions of input sources or failure protection, the proposed topology can operate in the single-input state. In this operation mode, the MOSFET $\mathrm{S}_{2}$ is always kept ON or OFF, and the switching states are just for $S_{1}$ with duty cycle of $d_{1}$. When the MOSFET $S_{2}$ is kept ON, since the voltage of FC module is greater than the PV voltage, diode $D_{P V}$ is always reverse-biased. Also on the other side, when the MOSFET $S_{2}$ is kept OFF, diode $D_{P V}$ is always forward-biased. There are six operation modes in
one switching cycle and the equations in single-input state are exactly the same as that in the dual-input state. The only difference is a one stage charging of inductor $\mathrm{L}_{1}$. Therefore in this mode, the time intervals I, II, III, IV, V and VI are similar to the time intervals I, II, III, V, VI and VII in dualinput mode, respectively. Consequently, by putting $\mathrm{d}_{2}=1$ and $\mathrm{d}_{2}=0$, in (24), the voltage gain relationship will be simplified as (25) and (26) respectively.

$$
\begin{align*}
& V_{\text {out }}=N \beta\left[\frac{1+d_{1}}{1-2 d_{1}}\right] V_{F C}  \tag{25}\\
& V_{\text {out }}=N \beta\left[\frac{1+d_{1}}{1-2 d_{1}}\right] V_{P V} \tag{26}
\end{align*}
$$

In both single-input and dual-input states, the voltage gain is a function of duty cycles ( $\mathrm{d}_{1}$ and $\mathrm{d}_{2}$ ), turns ratio ( N ), and coupling coefficient $\beta$. The effect of $\beta$ on voltage gain is very small. So, assuming that $\beta=1$, the ideal output voltage for different operational modes, can be plotted as in Fig. 5.

Also the voltage gain $\left(\mathrm{V}_{\mathrm{out}} / \mathrm{V}_{\mathrm{FC}}\right)$ for single-input state is shown in Fig. 6. From this figure it can be conclude that, the voltage gain is increased exponentially and proportionally versus duty cycle $\left(d_{1}\right)$ and turns ratio $(N)$, respectively.


Figure 5. Output voltage for different operational modes (all voltages are in volt): (a) $\mathrm{V}_{\text {out }}$ for dual-input state, (b) $\mathrm{V}_{\text {out }}$ for single-input state

## A. Voltage stress of the components

From the steady-state operation, according to Fig. 3(g), the voltage stress on the switch $\mathrm{S}_{1}$ is given by:

$$
\begin{equation*}
V_{S 1}^{d s}=V_{P V}+V_{C_{2}}-V_{L_{1}}^{V I I} \tag{27}
\end{equation*}
$$

Substituting (13) into (27), and considering (19), it is proved that:

$$
\begin{equation*}
d_{1} \times V_{S 1}^{d s}=V_{C_{2}} \tag{28}
\end{equation*}
$$

Substituting (23) into (28), the following equation is derived as:

$$
\begin{equation*}
V_{S_{1}}^{d s}=\frac{\left(1-d_{2}\right) V_{P V}+d_{2} V_{F C}}{1-2 d_{1}} \tag{29}
\end{equation*}
$$

Following the same concept, the voltage stress on the switch $\mathrm{S}_{2}$ is constant and given by:

$$
\begin{equation*}
V_{S_{2}}^{d s}=V_{P V}+V_{F C} \tag{30}
\end{equation*}
$$



[^0]Figs. 3(c) and (g) are used for extracting the blocking voltage ( BV ) values $\mathrm{V}_{\mathrm{D} 1}, \mathrm{~V}_{\mathrm{D} 2}, \mathrm{~V}_{\mathrm{D} 3}$ and $\mathrm{V}_{\mathrm{Do}}$ of the diodes $\mathrm{D}_{1}$, $\mathrm{D}_{2}, \mathrm{D}_{3}$ and $\mathrm{D}_{\mathrm{o}}$.

From Fig. 3(c), it can be concluded that:

$$
\begin{equation*}
V_{D_{1}}^{B V}=V_{F C}-V_{C_{1}}-V_{L_{1}}^{I I I} \tag{31}
\end{equation*}
$$

Substituting (1) into (31), and considering (19) and (23), it is proved that:

$$
\begin{equation*}
V_{D_{1}}^{B V}=-\left(V_{C_{1}}+V_{C_{2}}\right)=-\left[\frac{\left(1-d_{2}\right) V_{P V}+d_{2} V_{F C}}{1-2 d_{1}}\right] \tag{32}
\end{equation*}
$$

Also:

$$
\begin{equation*}
V_{D_{2}}^{B V}=V_{C_{3}}-V_{\text {out }} \tag{33}
\end{equation*}
$$

Considering (16), (23) and (24), and the relation $V_{D_{2}}^{B V}=V_{D_{3}}^{B V}=V_{D_{o}}^{B V}$, (33) is simplified as follows.

$$
\begin{equation*}
V_{D_{2}}^{B V}=V_{D_{3}}^{B V}=V_{D_{o}}^{B V}=-N \beta\left[\frac{\left(1-d_{2}\right) V_{P V}+d_{2} V_{F C}}{1-2 d_{1}}\right] \tag{34}
\end{equation*}
$$

To closely examine the voltage stress of the components, Fig. 7 is extracted from (16), (19), (23), (29), (30), (32) and (34), for dual-input state. From Fig. 7, since the voltage stress of all switches is low, MOSFETs with low voltage stress and consequently low conduction loss can be used. In overall, it can be concluded that the voltage stresses of the components are function of $d_{1}, d_{2}, N$ and $\beta$, as well as, input voltage of the sources.

## V. Power Losses Calculation and Efficiency ANALYSIS

In this section, a power loss model is developed. This power loss model calculates the losses in each component, e.g. switches, diodes, capacitors and inductors and computes the theoretical efficiency. In the proposed converter both the switches are MOSFET. Switch losses consist of conduction losses ( $P_{C L}^{L}$ ) and switching ( $P_{O N-O F F}^{L}$ ) [23]. Consequently, the total power losses of one MOSFET can be calculated as follows:

$$
\begin{equation*}
P_{S w i t h e s}^{L}=P_{C L}^{L}+P_{O N-O F F}^{L} \tag{35}
\end{equation*}
$$

The conduction losses originate from the resistance of the switch during conduction time $\left(\mathrm{r}_{\mathrm{ds}(0 n)}\right)$, which can be calculated from the following equation.

$$
\begin{equation*}
P_{C L}^{L}=r_{d S(\mathrm{on})} I_{S W(\mathrm{RMS})}^{2} \tag{36}
\end{equation*}
$$

The switching losses of the switches can be derived as follows [23]:

$$
\begin{equation*}
P_{\text {ON }- \text { OFF }}^{L}=\frac{1}{6 T_{s}}\left(V_{m, S i}\right)\left(I_{\text {avr }, \text { on }}\right)\left(t_{\text {on }}+t_{\text {off }}\right) \tag{37}
\end{equation*}
$$

Where $\mathrm{V}_{\mathrm{m}, \mathrm{Si}}$ and $\mathrm{I}_{\text {avr,on }}$ are OFF-state maximum voltage and ON -state average current that each switch experiences during one switching cycle, respectively.

The power losses of the diodes are related to the conduction resistive ( $\mathrm{r}_{\mathrm{D}}$ ) and their forward voltage drop $\left(\mathrm{V}_{\mathrm{F}}\right)$ which can be obtained as:

$$
\begin{equation*}
P_{\text {Diodes }}^{L}=r_{D} I_{D, \text { rms }}^{2}+V_{F} I_{D, \text { avr }} \tag{38}
\end{equation*}
$$

Where $\mathrm{I}_{\mathrm{D} \text {,avr }}$ and $\mathrm{I}_{\mathrm{D} . \mathrm{rms}}$ are average and root mean square currents of each diode, respectively.

The power losses in the capacitors are caused by equivalent series resistances $\left(r_{c}\right)$, which can be calculated as:

$$
\begin{equation*}
P_{\text {Capacitors }}^{L}=r_{c} I_{c, \text { ms }}^{2} \tag{39}
\end{equation*}
$$

The power losses in the input and coupled inductors can be expressed as follows:

$$
\begin{equation*}
P_{\text {Inductors }}^{L}=r_{L} I_{L, \text { ms }}^{2}+P_{\text {core }}^{L} \tag{40}
\end{equation*}
$$

Where $r_{L}$ is equivalent series resistance and $\mathrm{I}_{\mathrm{L} \text {.rms }}$ is root mean square current of input inductor.

The total power loss in the proposed converter by considering above conditions can be calculated as follows:

$$
\begin{equation*}
P_{\text {Loss }}^{\text {tot }}=P_{\text {Switches }}^{L}+P_{\text {Diodes }}^{L}+P_{\text {Inductors }}^{L}+P_{\text {Capacitors }}^{L} \tag{41}
\end{equation*}
$$

The input power, output power and the converter efficiency can be calculated, respectively, from (42)-(44).

$$
\begin{gather*}
P_{\text {Inputs }}=P_{\text {Output }}+P_{\text {Loss }}^{\text {tot }}  \tag{42}\\
P_{\text {Output }}=V_{O} I_{O}  \tag{43}\\
\eta=\frac{P_{\text {Output }}}{P_{\text {Inputs }}} \times 100 \tag{44}
\end{gather*}
$$

The theoretical calculated efficiency of the proposed dualinput converter under different output loads is shown in Fig. 8. The proposed converter has maximum about $\% 95.5$ efficiency in dual-input state and also has a good performance in a wide output power range. It must be noticed that, the dominant losses occur in the coupledinductor, the diodes and the switches, respectively.

## VI. Comparison and Performance Assessment

Table I shows a comparative study of some critical parameters between the proposed and similar dual-input converters. References [7-8],[10],[13],[15-16] have been selected to achieve this purpose. In this comparison, component count, input current ripple and stress on the input sources are taken in account. Converters in [8],[10],[13],[15] are without any coupled-inductor or any HFT, while the other competitors are used coupled-inductor or HFT for increasing voltage gain. The voltage gain ratio of the proposed topology is higher than the others at duty cycle range only between $0<\mathrm{d}_{1}<0.5$. Consequently, due to combination of the quasi Z-source network with switchedcapacitors technique, realizing higher voltage gains at rather small duty cycles is achieved without further increase of the turns ratio of coupled-inductor. The turns ratio of the coupled-inductor of mentioned-MICs is assumed to be equal to 3 . Input current ripple is also very important in the application of PV/FC systems. So, from the perspective of input current quality, the converter in [10] and the proposed converter, which employed an additional inductor at their input port, lead them to have a low ripple continuous current at their input stage. Therefore, compared with other mentioned-converters, these two topologies put lower stress on the input voltage sources. In terms of the number of components, the total number of inductors, capacitors and the total number of switches are approximately less or equal than the other mentioned-MICs. It is noteworthy that, less number of switches leads to reduced size, cost and losses of converter and also reduced number of required gate driver circuits and consequently higher efficiencies. The maximum efficiency of the proposed topology with $\mathrm{V}_{\mathrm{O}}=79 \mathrm{~V}, \mathrm{~V}_{\mathrm{PV}}=12 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{FC}}=24 \mathrm{~V}$ in dual-input state is about $\% 95.5$. In overall, by considering detailed comparisons in the Table I, it can be concluded that the proposed topology has relatively better performance than other aforementioned converters.


Figure 7. Voltage stress of the components: (a) Diodes, (b) Capacitors, (c) Switches


Figure 8. Theoretical calculated efficiency versus output power of the proposed topology

Table I. Features Comparison of Related Dual-Input Converters with Proposed Topology

| Refs. | Types | Components |  |  |  |  | Input current ripple | Stress on the input sources |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { 芘 } \\ & \stackrel{\rightharpoonup}{6} \end{aligned}$ |  | $\begin{aligned} & \text { E } \\ & \\ & \hline \frac{1}{2} \end{aligned}$ |  |  |  |
| [7] | Non-Isolated | 3 | 5 | 6 | 1 | 1 | Moderate | Large |
| [8] | Non-isolated | 5 | 3 | 1 | 1 | 0 | Moderate | Large |
| [10] | Non-isolated | 2 | 2 | 1 | 1 | 0 | Small | Small |
| [13] | Non-isolated | 4 | 2 | 1 | 1 | 0 | Moderate | Large |
| [15] | Isolated | 3 | 2 | 3 | 2 | 1 | Large | Large |
| [16] | Isolated | 7 | 0 | 3 | 1 | 1 | Large | Large |
| Proposed converter | Isolated | 2 | 5 | 5 | 1 | 1 | Small | Small |

## VII. Control and Modulation

The modified version of power management strategy for PV power systems proposed in [24] is applied to the proposed converter, considering that the modulation strategies of different topologies are usually different. In doing so, the power management strategy, PWM modulation and control circuit of the proposed converter are drawn in Figs. 9 and 10. Three proportional-integral (PI) regulators, PV voltage regulator (PVVR) for regulate the PV panel voltage to its reference value, FC voltage regulator (FCVR) for FC voltage control and output voltage regulator (OUTVR) for output voltage control, are selected to implement the control system. Indeed, output voltage ( $\mathrm{V}_{\text {out }}$ ), PV panel voltage ( $\mathrm{V}_{\mathrm{PV}}$ ) and FC voltage $\left(\mathrm{V}_{\mathrm{FC}}\right)$ are feedback to track their references, $\mathrm{V}_{\text {out-ref }}, \mathrm{V}_{\mathrm{MPP}-\mathrm{PV}}$ and $\mathrm{V}_{\text {MPP FC }}$, respectively. In order to design three PI controllers for the proposed converter, the small-signal model should be obtained first [25]. This model can demonstrate the converter transient behavior and its stability, and facilitates proper design of the converter controller. After that, by extracting the transfer functions, the system dynamics can be easily investigated through frequency domain (Bode plot). Consequently, designing the compensators for the control loops is simplified. From Fig. 3, the power flow through both the PV port and FC port can be controlled with $d_{2}$. In fact, when $S_{2}$ is ON, FC transfers energy to the load and on the other hand, when $\mathrm{S}_{2}$ is OFF, PV panel supplies the load. Therefore, $\mathrm{d}_{2}$ is selected as the control input when realizing the PVVR and FCVR loops. In the control strategy, maximum power point tracking (MPPT) methods are used for both PV and FC ports. The reference value for PV panel ( $\mathrm{V}_{\text {MPP-PV }}$ ) is generated by an MPPT method using perturb and observe ( $\mathrm{P} \& \mathrm{O}$ ) algorithm [26]. Otherwise the reference value for FC module ( $\mathrm{V}_{\mathrm{MPP}} \mathrm{FC}$ ) is generated by a simple MPPT method using voltage based technique [27]. The voltage based MPPT technique for FC module expresses that there is a liner relation between voltage in maximum power point and $\mathrm{V}_{\text {OC-FC }}$ (open-circuit voltage). Therefore, $\mathrm{V}_{\mathrm{MPP}-\mathrm{FC}}=\mathrm{K}_{\mathrm{v}} \times \mathrm{V}_{\mathrm{OC} \text {-FC }}$; where $\mathrm{K}_{\mathrm{v}}$ is voltage factor and it has been brought in different module temperature. Indeed, by increasing the temperature, $\mathrm{K}_{\mathrm{v}}$ is decreasing and the variation of this parameter with respect to temperature is linear and slop of variation is approximately constant [27]. However, according to the inherent power balance in a dualinput converter, only two of the three ports (PV, FC and output ports) can be regulated simultaneously [24]. On the other, as output voltage regulation is usually mandatory, only one of the input regulators can be implemented at a time. In order to avoid the sudden transition between each input regulator, the selection of them is based on the minimum competition logic proposed in [24], as shown in Fig. 10. Based on this method, PV port is operated under PVVR most of the time. Therefore, FCVR would not be active under normal operation. FCVR will start to take control over $\mathrm{d}_{1}$ only when FC maximum voltage setting ( $\mathrm{V}_{\text {max-FC }}$ ) is reached and FCVR output ( $\mathrm{V}_{\mathrm{C}-\mathrm{FCVR}}$ ) goes down to win the minimum function; Therefore, FC voltage $\left(\mathrm{V}_{\mathrm{FC}}\right)$ is feedback to track its maximum power point reference ( $\mathrm{V}_{\text {MPP-FC }}$ ). Moreover, once FCVR starts to take control over $d_{2}$, PVVR will be disabled immediately to avoid the noise issue caused by the MPPT algorithm. Again, after
controlling FC output voltage, in order to achieve maximum power from the PV panels, PVVR will start to take control over $\mathrm{d}_{2}$, instantly. In a nutshell, since the voltage based MPPT technique for FC is only temperature dependent and FC modules are much more robust than PV panels, therefore, PVVR will be more involved and it will have a greater participation than FCVR. Consequently, under dualinput state, with regards to FC output voltage, only one of two loops (PVVR and FCVR) will be active at a time. So, whether $d_{2}$ is commanded by PVVR and FCVR depends on the conditions. From (25) and (26), the output voltage in single-input state is controlled by $\mathrm{d}_{1}$; also from (24) in dualinput state, it is controlled by both $\mathrm{d}_{1}$ and $\mathrm{d}_{2}$. In doing so, $\mathrm{d}_{1}$ is selected as the control input when realizing the OUTVR loop for generality. It should be noted that, in the singleinput state, at least one of the two inputs is in the circuit, so $\mathrm{d}_{2}$ is 1 or 0 and $\mathrm{d}_{1}$ is only used as the control input. Therefore, in this state only the OUTVR is active.


* VC1 and VC2 are the control voltages given by the feedback controllers

Figure 9. PWM modulation in different working states


Figure 10. Experimental circuit of the proposed converter and the control strategy in different working states

The control signals $\mathrm{V}_{\mathrm{C} \text {-PVVR }}, \mathrm{V}_{\mathrm{C} \text {-FCVR }}$ and $\mathrm{V}_{\mathrm{C} \text {-OUTVR }}$ are generated from three PI regulators and for dual-input and
single-input states, $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ should be controlled by different gating signals as follows:

- In dual-input state, PVVR and FCVR run in parallel to compete for minimum value in order to win control over $\mathrm{d}_{2}$ [24]. Therefore $\mathrm{V}_{\text {min }}$ should control $\mathrm{S}_{2}$ and $\mathrm{V}_{\mathrm{C} \text {-outve }}$ should control $\mathrm{S}_{1}$. According to the Fig. 9 and also Fig. 10, $\mathrm{V}_{\mathrm{C} 2}=\mathrm{V}_{\text {min }}$, and $\mathrm{V}_{\mathrm{C} 1}$ is determined by $\mathrm{V}_{\mathrm{C} \text {-outvR }}$, regarding that, $\mathrm{V}_{\text {saw }}>\mathrm{V}_{\mathrm{C} 1}>\mathrm{V}_{\mathrm{C} 2}$.
- In single-input state ( FC -load), $\mathrm{V}_{\mathrm{C} \text {-outvr }}$ should control $\mathrm{S}_{1}$, whereas $\mathrm{S}_{2}$ should be constant ON . According to the Figs. 9 and 10, $\mathrm{V}_{\mathrm{C} 2}=1$, therefore $\mathrm{V}_{\mathrm{C} 1}$ is determined by $\mathrm{V}_{\mathrm{C} \text {-outVr }}$, regarding that, $\mathrm{V}_{\text {saw }}>\mathrm{V}_{\mathrm{C} 1}$.
- In single-input state (PV-load), $\mathrm{V}_{\mathrm{C} \text {-outvr }}$ should control $S_{1}$, whereas $S_{2}$ should be constant OFF. According to the Figs. 9 and $10, \mathrm{~V}_{\mathrm{C} 2}=0$, therefore $\mathrm{V}_{\mathrm{C} 1}$ is determined by $\mathrm{V}_{\mathrm{C} \text {-outVR, }}$, regarding that, $\mathrm{V}_{\text {saw }}>\mathrm{V}_{\mathrm{C} 1}$.


## VIII. Simulation and Experimental Results

In this section, simulation and experimental results are demonstrated to investigate the performance and effectiveness of the proposed converter. Simulations are done in the MATLAB/Simulink environment and simulation parameters are listed in Table II. To provide good visualization, simulation waveforms are presented with the timescale. According to the equipment availability in the lab, as well as for the sake of safety, a topology supplied by a low input voltage has been tested. For this reason, for both simulation and experimental results, $\mathrm{V}_{\mathrm{PV}}$ and $\mathrm{V}_{\mathrm{FC}}$ are considered to be 12 V and 24 V , respectively and the switching frequency is set to 30 kHz . For dual-input state, the voltage/current waveforms of input and magnetizing inductors ( $\mathrm{I}_{\mathrm{L} 1}, \mathrm{~V}_{\mathrm{L} 1}, \mathrm{I}_{\mathrm{LM}}$ and $\mathrm{V}_{\mathrm{LM}}$ ), diodes ( $\mathrm{I}_{\mathrm{D} 1}, \mathrm{I}_{\mathrm{D} 2}, \mathrm{I}_{\mathrm{D} 3}$ and $\mathrm{I}_{\text {DO }}$ ) and load ( $\mathrm{I}_{\text {out }}$ and $\mathrm{V}_{\text {out }}$ ) obtained from simulations have been illustrated in Fig. 11. It is critical to note that, Fig. 11 is consistent with the theoretical analysis shown in Fig. 4.

To confirm the simulation results and also to corroborate the performance and effectiveness of the proposed converter, a 150 W prototype has been implemented in the laboratory with the same circuit parameters as those used in the former as depicted in Table II. Fig. 12 shows a photograph of the experimental system.

As illustrated in Figs .10 and 12, a LPC1768 ARM Cortex-M3 microcontroller was used for implementing control and modulation strategy and feeding appropriate gate signals. Analog-to-digital (ADC) unit has been used in the sensing system of the controller. Finally two PWM signals are generated with various duty cycles at the same frequency. After that, the generated signals are isolated with TOSHIBA photocoupler (TLP250) to produce +15 and 0 V for turning the MOSFETs ON and OFF. The PV and FC voltages are generated by the RE-104-ABZARAZMA module. The voltage waveforms were obtained using differential probe type GDP-025, also the current waveforms were measured with a current probe of type GCP-100. Diodes $D_{2}, D_{3}$ and $D_{o}$ are ultrafast with maximum $\mathrm{V}_{\mathrm{F}}=1.75 \mathrm{~V}$ while diodes $\mathrm{D}_{1}$ and $\mathrm{D}_{\mathrm{PV}}$ are schottky with maximum $\quad \mathrm{V}_{\mathrm{F}}=2.1 \mathrm{~V}$. Additionally, the lab available MOSFET IRFP4668 with low ON resistance $8 \mathrm{~m} \Omega$ and turnoff delay time 64 ns is used for the switches. The core type of the input inductor is iron powder toroidal core
( $33 \times 26 \times 10$ ), while ferrite core EE35/42/12 with 0.3 mm air gap is used for coupled-inductor. The primary and secondary windings of the coupled-inductor had 18 and 54 turns, respectively. The magnetizing inductance measured from the primary side was 150 uH . The leakage inductance measured at the primary winding by shorting the secondary winding was 1.5 uH . Similarly, the leakage inductance measured at the secondary winding by shorting the primary winding was 1.5 uH .


Figure 11. Simulation results for the proposed converter: PWM gate pulses, voltage/current waveforms of input and magnetizing inductors ( $\mathrm{I}_{\mathrm{L} 1}, \mathrm{~V}_{\mathrm{L} 1}, \mathrm{I}_{\mathrm{LM}}$ and $\left.\mathrm{V}_{\mathrm{LM}}\right)$, diodes ( $\mathrm{I}_{\mathrm{D} 1}, \mathrm{I}_{\mathrm{D} 2}, \mathrm{I}_{\mathrm{D} 3}$ and $\mathrm{I}_{\mathrm{DO}}$ ) and load ( $\mathrm{V}_{\text {out }}$ and $\mathrm{I}_{\text {out }}$ )

TABLE II. Simulation and Experimental Parameters

| Parameters | Values |  |
| :---: | :---: | :---: |
| Input voltage ( $\mathrm{V}_{\mathrm{PV}}$ ) | 12 V |  |
| Input voltage ( $\mathrm{V}_{\mathrm{FC}}$ ) | 24 V |  |
| Load ( $\mathrm{R}_{0}$ ) | $150 \Omega$ (150W) |  |
| Switching frequency ( $f_{\mathrm{s}}$ ) | 30 KHZ |  |
| Input inductor ( $\mathrm{L}_{1}$ ) | 500 uH -iron powder toroidal core$(33 \times 26 \times 10)$ |  |
| Coupled-inductor | $\mathrm{L}_{\mathrm{m}}$ | 150 uH |
|  | $\mathrm{L}_{\mathrm{k} 1}$ and $\mathrm{L}_{\mathrm{k} 2}$ | 1.5 uH |
|  | Turns Ratio $\mathrm{N}\left(\mathrm{N}_{\mathrm{p}}: \mathrm{N}_{\mathrm{s}}\right)$ | 3(18:54) |
|  | Core (Ferrite) | EE35/42/12 |
| Capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ | 330 uF (200V) |  |
| Capacitors $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$ | $15 \mathrm{uF}(400 \mathrm{~V})$ |  |
| Capacitor $\mathrm{C}_{0}$ | $680 \mathrm{uF}(450 \mathrm{~V})$ |  |
| Power switches $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ | IRFP4668 with $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON})=8 \mathrm{~m} \Omega$ |  |
| Diodes $\mathrm{D}_{2}, \mathrm{D}_{3}$ and $\mathrm{D}_{0}$ | MUR4100E with maximum $\mathrm{V}_{\mathrm{F}}=1.75 \mathrm{~V}$ |  |
| Diodes $\mathrm{D}_{1}$ and $\mathrm{D}_{\mathrm{PV}}$ | RUR30120 with maximum $\mathrm{V}_{\mathrm{F}}=2.1 \mathrm{~V}$ |  |
| Microcontroller | LPC1768 ARM Cortex-M3 |  |
| Output voltage ref. ( $\mathrm{V}_{\text {out-ref }}$ ) | 79 V and 144 V(for dual-input and single-input states) |  |

In practice, two separate tests (dual-input and single-input states), were conducted in order to verify the feasibility of operation modes and steady state validation of the proposed converter. Therefore, the voltage/current waveforms of input and magnetizing inductors ( $\mathrm{I}_{\mathrm{L} 1}$ and $\mathrm{I}_{\mathrm{LM}}$ ), diodes ( $\mathrm{I}_{\mathrm{D} 1}, \mathrm{I}_{\mathrm{D} 2}, \mathrm{I}_{\mathrm{D} 3}$ and $\mathrm{I}_{\mathrm{DO}}$ ), load ( $\mathrm{I}_{\text {out }}$ and $\mathrm{V}_{\text {out }}$ ), capacitors $\left(\mathrm{V}_{\mathrm{C} 1}, \mathrm{~V}_{\mathrm{C} 2}, \mathrm{~V}_{\mathrm{C} 3}\right.$ and $\mathrm{V}_{\mathrm{C} 4}$ ) and the PWM gate pulses obtained from experimental results have been illustrated in Figs. 13 and 14.


Figure 12. Photograph of experimental setup
Experimental results for dual-input state are depicted in Fig. 13. Apparently, the calculated values from (17)-(24) are in consistent with the experimental results. For this mode, from Fig. 13, one can obtain that the output voltage $\mathrm{V}_{\text {out }}$ is within $(79.4 \mathrm{~V}, 79.8 \mathrm{~V})$, the input inductor current $\mathrm{I}_{\mathrm{L} 1}$ is within $(2.8 \mathrm{~A}, 3.2 \mathrm{~A})$, and magnetizing inductor current $\mathrm{I}_{\mathrm{Lm}}$ is within $(2.2 \mathrm{~A}, 5.7 \mathrm{~A})$. Also, the ripples of the input inductor current $\Delta \mathrm{i}_{\mathrm{L} 1}$ and the magnetizing inductor current $\Delta \mathrm{i}_{\mathrm{Lm}}$ are $(3.2-2.8) / 2=0.2 \mathrm{~A}$ and $(5.7-2.2) / 2=1.75 \mathrm{~A}$, respectively. From Fig. 11, the simulation results are $\mathrm{V}_{\text {out }}=79 \mathrm{~V}$, $\mathrm{I}_{\mathrm{L} 1}=(2.65 \mathrm{~A}, 3.1 \mathrm{~A}), \mathrm{I}_{\mathrm{Lm}}=(2 \mathrm{~A}, 6 \mathrm{~A}), \Delta \mathrm{i}_{\mathrm{L} 1}=(2.65-3.1) / 2=0.225 \mathrm{~A}$, $\Delta \mathrm{i}_{\mathrm{Lm}}=(6-2) / 2=2 \mathrm{~A}$, respectively.


Figure 13. Experimental results of proposed converter for dual-input state
Experimental results for single-input state (PV panel is removed), are depicted in Fig. 14. It can be concluded that the proposed structure ensures output voltage regulation and also continuous current at the input port and confirmed that the proposed dual-input converter is suitable for the practical applications which requiring single-input state, to deal with different conditions.

The robustness of the proposed converter against the sudden variations in the input voltages is demonstrated in Fig. 15(a). In doing so, the PV and FC voltages are increased by nearly $40 \%$, while the output voltage is constant (79V). This experiment confirmed that the proposed converter is resistant against the variation in the input voltages. Also, the robustness of the proposed converter is investigated through another experiment with a notable variation in output load $\left(\mathrm{R}_{\text {out }}=150 \rightarrow 100\right)$ and result is shown in Fig. 15(b). From this result, the output voltage remains constant at its reference value, with only a small increase in the voltage ripples. Indeed, it can be concluded
that the amount of voltage ripples are greater at higher loads. Meanwhile, when the load is increases, the output current should also be increased to provide output power.


Figure 14. Experimental results of proposed converter for single-input state


Figure $15 . \mathrm{V}_{\text {out }}$ of the proposed structure with respect to: (a) variations in the input voltages, (b) load variation

Table III is extracted from Figs. 11 and 13 and highlights the outcome of the numerical comparison between simulation results and experimental values. From this table, it is clear that the output voltage for dual-input state is successfully regulated at 79 V in both experiment and simulation results. It is also observed that the mentionedparameters in the both experiment and simulation results appear similar.

Table III. Numerical Comparison Between Simulation and
Experimental Results

| EXPERIMENTAL RESULTS |  |  |
| :---: | :---: | :---: |
| Parameters | Simulation results | Experimental results |
| $\mathrm{V}_{\text {out }}$ | 79 V | $(79.4 \mathrm{~V}, 79.8 \mathrm{~V})$ |
| $\mathrm{I}_{\text {out }}$ | 0.526 A | $(0.51 \mathrm{~A}, 0.55 \mathrm{~A})$ |
| $\mathrm{I}_{\mathrm{L} 1}$ | $(2.65 \mathrm{~A}, 3.1 \mathrm{~A})$ | $(2.8 \mathrm{~A}, 3.2 \mathrm{~A})$ |
| $\mathrm{i}_{\mathrm{L} 1}$ | 0.225 A | 0.2 A |
| $\mathrm{I}_{\mathrm{LM}}$ | $(2 \mathrm{~A}, 6 \mathrm{~A})$ | $(2.2 \mathrm{~A}, 5.7 \mathrm{~A})$ |
| $\Delta \mathrm{i}_{\mathrm{Lm}}$ | 2 A | 1.75 A |
| $\mathrm{I}_{\mathrm{Dl}, \text { max }}$ | 14 A | 13.25 |
| $\mathrm{I}_{\mathrm{D} 2, \text { max }}=\mathrm{I}_{\mathrm{D} 3, \max }$ | 0.8 A | 0.85 A |
| $\mathrm{I}_{\mathrm{D}, \text { max }}$ | 4.5 A | 5 A |
| $\mathrm{~V}_{\mathrm{Cl}, \text { avg }}, \mathrm{V}_{\mathrm{C} 2, \mathrm{avg}}$ | $17.3 \mathrm{~V}, 4.55 \mathrm{~V}$ | $17.5 \mathrm{~V}, 4.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{C} 3, \mathrm{avg}}=\mathrm{V}_{\mathrm{C} 4, \text { avg }}$ | 34.2 V | 34.5 V |

Finally, the efficiency of the built prototype under dualinput state is measured and plotted in Fig. 16. Compared with the theoretical calculated efficiency (Fig. 8), the measurement results are generally acceptable and it can be seen that the curves are in good agreement with each other, especially at medium load current range.


Figure 16. Measured results of efficiency from the built prototype

## IX. CONCLUSION

In this paper, a novel impedance-based dual-input DC-DC converter has been proposed. The proposed converter inherits all the QZSC advantages such as having low voltage stress on capacitors, being immune to shoot-through problem and having continuous input current. Moreover, the proposed topology interfaces two different voltage sources by using only two switches. Applying switchedcapacitor and coupled-inductor techniques, the voltage gain of the proposed converter is significantly improved. Furthermore, the proposed converter can provide energy to the load even if one of the power supplies fails to provide energy. The operation principles, steady-state analysis, control and modulation are explained in detail. In order to validate the theoretical analysis, the simulation studies have been conducted. Finally the experimental results are added to justify the feasibility of the proposed topology. It can be concluded that the proposed dual-input converter with the noted salient features can be an appropriate candidate for the power conversion of hybrid PV/FC systems.

## References

[1] Y. K. Renani, B. Vahidi, H. A. Abyaneh, "Effects of Photovoltaic and Fuel Cell Hybrid System on Distribution Network Considering the Voltage Limits," Advances in Electrical and Computer Engineering, vol. 10, no. 4, pp. 143-148, 2010. doi:10.4316/AECE.2010.04023
[2] M. Venmathi, R. Ramaprabha, "Investigation on Fuzzy Logic Based Centralized Control in Four-Port SEPIC/ZETA Bidirectional Converter for Photovoltaic Applications," Advances in Electrical and Computer Engineering, vol. 16, no. 1, pp. 53-60, 2016. doi:10.4316/AECE.2016.01008
[3] P. Bayat, A. Baghramian, P. Bayat, "Implementation of hybrid electric vehicle energy management system for two input power sources," Journal of Energy Storage, vol. 17, pp. 423-440, 2018. doi:10.1016/j.est.2018.03.019
[4] Y. Li, X. Ruan, D. Yang, F. Liu, C. K. Tse, "Synthesis of multiple input DC/DC converters," IEEE Transactions on Power Electronics, vol. 25, no. 9, pp. 2372-2385, 2010. doi:10.1109/TPEL. 2010.2047273
[5] A. Nahavandi, M. T. Hagh, M. B. Sharifian, S. Danyali, "A nonisolated multiinput multioutput DC-DC boost converter for electric vehicle applications," IEEE Transactions on Power Electronics, vol. 30, no. 4, pp. 1818-1835, 2015. doi:10.1109/TPEL.2014.2325830
[6] W. Jiang, B. Fahimi, "Multiport Power Electronic Interface - Concept, Modeling, and Design," IEEE Transactions on Power Electronics, vol. 26, no. 7, pp. 1890-1900, 2011. doi:10.1109/TPEL.2010.2093583
[7] L. Chien, C. Chen, J. Chen, Y. Hsieh, "Novel Three-Port Converter with High-Voltage Gain," IEEE Transactions on Power Electronics, vol. 29, no. 9, pp. 4693-4703, 2014. doi:10.1109/TPEL. 2013.2285477
[8] A. Khaligh, J. Cao, Y. J. Lee, "A Multiple-Input DC-DC Converter Topology," IEEE Transactions on Power Electronics, vol. 24, no. 3, pp. 862-868, 2009. doi:10.1109/TPEL.2008.2009308
[9] F. D. Rodriguez, W. G. Imes, "Analysis and modeling of a two-input $\mathrm{dc} / \mathrm{dc}$ converter with two controlled variables and four switched networks," in Proc. 31st Intersoc. Energy Convers. Eng. Conf., pp. 11-16, 1996. doi:10.1109/IECEC.1996.552892
[10] Y. M. Chen, Y. C. Liu, S. H. Lin, "Double-input PWM de/dc converter for high/low voltage sources," IEEE Transactions on

Industrial Electronics, vol. 53, no. 5, pp. 1538-1545, 2006. doi:10.1109/TIE.2006.882001
[11] B. Dobbs, P. Chapman, "A multiple-input dc-dc converter topology," IEEE Power Electronics Letters, vol. 1, no. 1, pp. 6-9, 2003. doi:10.1109/LPEL.2003.813481
[12] N. D. Benavides, P. L. Chapman, "Power budgeting of a multipleinput buck-boost converter," IEEE Transactions on Industrial Electronics, vol. 20, no. 6, pp. 1303-1309, 2005. doi:10.1109/TPEL.2005.857531
[13] A. Sivaprasad, G. K. Gangavarapu, S. Kumaravel, S. Ashok, "Performance Analysis of Novel Bridge Type Dual Input DC-DC Converters," IEEE Access, vol. 5, pp. 15340-15353, 2017. doi:10.1109/ACCESS.2017.2734328
[14] M. R. Banaei, H. Ardi, R. Alizadeh, A. Farakhor, "Non-isolated multi-input-single-output DC/DC converter for photovoltaic power generation systems," IET Power Electronics, vol. 7, no. 11, pp. 28062816, 2014, doi:10.1049/iet-pel.2013.0977
[15] J. Zeng, W. Qiao, L. Qu, "Modeling and Control of a Three-Port DCDC Converter for PV-Battery Systems," in IEEE Applied Power Electronics Conference and Exposition (APEC), Charlotte, NC, USA, 2015. doi:10.1109/APEC.2015.7104586
[16] G. Feng, F. Lixing, Z. Xuan, Y. Chengcheng, L. He, W. Jin, "A Family of Quasi-Switched-Capacitor Circuit-Based Dual-Input DC/DC Converters for Photovoltaic Systems Integrated With Battery Energy Storage," IEEE Transactions on Power Electronics, vol. 31, no. 12, pp. 8237-8246, 2016. doi:10.1109/TPEL.2016.2519394
[17] J. Zeng, W. Qiao, L. Qu, "An Isolated Three-Port Bidirectional DCDC Converter for Photovoltaic Systems with Energy Storage," IEEE Trans. Industry Applications, vol. 51, no. 4, pp. 3493-3503, 2015. doi:10.1109/TIA.2015.2399613
[18] G. J. Su, F. Z. Peng, "A low cost, triple-voltage bus dc/dc converter for automotive applications," in Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, pp. 1015-1021, 2005. doi:10.1109/APEC.2005.1453116
[19] X. Pei, S. Nie, Y. Kang, "Switch short-circuit fault diagnosis and remedial strategy for full-bridge DC-DC converters," IEEE Transactions on Power Electronics, vol. 30, no. 2, pp. 996-1004, 2015. doi:10.1109/TPEL.2014.2310201
[20] G. Zhang, B. Zhang, Z. Li, Y. Zhang, S. Chen, "A Novel Single-Input-Dual-Output Impedance Network Converter," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 5, no. 3, pp.1133-1141, 2017. doi:10.1109/JESTPE.2017.2655510
[21] N. Zhang, G. Zhang, K. W. See, "A $\Delta$-Y Hybrid Impedance Network Boost Converter with Reduced Input Current Ripple," IEEE Transactions on Power Electronics, vol. 33, no. 4, pp. 2803-2808, 2018. doi:10.1109/TPEL.2017.2751638
[22] D. Vinnikov, I. Roasto, "Quasi-Z-source based dc/dc converters for distributed power generation" IEEE Transactions on Power Electronics, vol. 58, no. 1, pp. 192-201, 2011. doi:10.1109/TIE.2009.2039460
[23] S. Dusmez, A. Hasanzadeh, A. Khaligh, "Comparative analysis of bidirectional three-level DC-DC converter for automotive applications," IEEE Transactions on Industrial Electronics, vol. 62, no. 5, pp. 3305-3315, 2015. doi:10.1109/TIE.2014.2336605
[24] Z. Zhou, H. Wu, X. Ma, Y. Xing, "A non-isolated three-port converter for stand-alone renewable power system," in IECON 2012 38th Annual Conference on IEEE Industrial Electronics Society, 2012. doi:10.1109/IECON.2012.6389360
[25] Y. M. Chen, A. Q. Huang and X. Yu, "A high step-up three-port DCDC converter for stand-alone PV/battery power systems," IEEE Transactions on Power Electronics, vol. 28, no. 11, pp. 5049-5062, 2013. doi:10.1109/TPEL.2013.2242491
[26] D. P. Hohm and M. E. Ropp, "Comparative study of maximum power point tracking algorithms using an experimental, programmable, maximum power point tracking test bed," in Proc. IEEE Photovoltaic Spec. Conf., pp. 1699-1702, 2000. doi:10.1109/PVSC.2000.916230
[27] Y. E. Song, H. C. Boghani, H. S. Kim, B. G. Kim, T. Lee, B. H. Jeon, G. C. Premier and J. R. Kim, 2016, "Maximum Power Point Tracking to Increase the Power Production and Treatment Efficiency of a Continuously Operated Flat-Plate Microbial Fuel Cell," Energy Technology, vol. 4, no. 11, pp. 1427-1434, 2016. doi:10.1002/ente. 201600191


[^0]:    Figure 6. Voltage gain $\left(\mathrm{V}_{\mathrm{out}} / \mathrm{V}_{\mathrm{FC}}\right)$ for single-input state

