Click to open the HelpDesk interface
AECE - Front page banner



JCR Impact Factor: 1.102
JCR 5-Year IF: 0.734
Issues per year: 4
Current issue: Nov 2020
Next issue: Feb 2021
Avg review time: 57 days


Stefan cel Mare
University of Suceava
Faculty of Electrical Engineering and
Computer Science
13, Universitatii Street
Suceava - 720229

Print ISSN: 1582-7445
Online ISSN: 1844-7600
WorldCat: 643243560
doi: 10.4316/AECE


2,740,993 unique visits
Since November 1, 2009

Robots online now


SCImago Journal & Country Rank


Anycast DNS Hosting

 Volume 20 (2020)
     »   Issue 4 / 2020
     »   Issue 3 / 2020
     »   Issue 2 / 2020
     »   Issue 1 / 2020
 Volume 19 (2019)
     »   Issue 4 / 2019
     »   Issue 3 / 2019
     »   Issue 2 / 2019
     »   Issue 1 / 2019
 Volume 18 (2018)
     »   Issue 4 / 2018
     »   Issue 3 / 2018
     »   Issue 2 / 2018
     »   Issue 1 / 2018
 Volume 17 (2017)
     »   Issue 4 / 2017
     »   Issue 3 / 2017
     »   Issue 2 / 2017
     »   Issue 1 / 2017
 Volume 16 (2016)
     »   Issue 4 / 2016
     »   Issue 3 / 2016
     »   Issue 2 / 2016
     »   Issue 1 / 2016
  View all issues  


An Adaptive Parameter Estimation in a BTV Regularized Image Super-Resolution Reconstruction, MOFIDI, M., HAJGHASSEM, H., AFIFI, A.
Issue 3/2017


Deep Learning Based Prediction Model for the Next Purchase, UTKU, A., AKCAYOL, M. A.
Issue 2/2020


Peak Points Detection Using Spline Interpolation Based on FPGA Implementation, COLAK, A. M., MANABE, T., KAMASAKA, R., SHIBATA, Y., KUROKAWA, F.
Issue 4/2019


Hybrid Solution for Privacy-Preserving Access Control for Healthcare Data, SMITHAMOL, M. B., RAJESWARI, S.
Issue 2/2017


Latency-Rate Downlink Packet Scheduler for LTE Networks, MALHEIROS FRANCO, F. M., FORONDA, A., WILLE, E. C. G.
Issue 4/2020


Centralized Gap Clearance Control for Maglev Based Steel-Plate Conveyance System, GUNEY, O. F., BOZKURT, A. F., ERKAN, K.
Issue 3/2017



Clarivate Analytics published the InCites Journal Citations Report for 2019. The InCites JCR Impact Factor of Advances in Electrical and Computer Engineering is 1.102 (1.023 without Journal self-cites), and the InCites JCR 5-Year Impact Factor is 0.734.

Starting on the 15th of June 2020 we wiil introduce a new policy for reviewers. Reviewers who provide timely and substantial comments will receive a discount voucher entitling them to an APC reduction. Vouchers (worth of 25 EUR or 50 EUR, depending on the review quality) will be assigned to reviewers after the final decision of the reviewed paper is given. Vouchers issued to specific individuals are not transferable.

Starting on the 15th of December 2019 all paper authors are required to enter their SCOPUS IDs. You may use the free SCOPUS ID lookup form to find yours in case you don't remember it.

Clarivate Analytics published the InCites Journal Citations Report for 2018. The JCR Impact Factor of Advances in Electrical and Computer Engineering is 0.650, and the JCR 5-Year Impact Factor is 0.639.

Starting today, the minimum number a pages for a paper is 8, so all submitted papers should have 8, 10 or 12 pages. No exceptions will be accepted.

Read More »


  3/2013 - 8

Rapid Prototyping of Sub-band Acoustic Echo Cancellers on FPGA Platforms

MURESAN, I. See more information about MURESAN, I. on SCOPUS See more information about MURESAN, I. on IEEExplore See more information about MURESAN, I. on Web of Science, KIREI, B. S. See more information about  KIREI, B. S. on SCOPUS See more information about  KIREI, B. S. on SCOPUS See more information about KIREI, B. S. on Web of Science, CONTAN, C. See more information about  CONTAN, C. on SCOPUS See more information about  CONTAN, C. on SCOPUS See more information about CONTAN, C. on Web of Science, TOPA, M. D. See more information about TOPA, M. D. on SCOPUS See more information about TOPA, M. D. on SCOPUS See more information about TOPA, M. D. on Web of Science
Click to see author's profile in See more information about the author on SCOPUS SCOPUS, See more information about the author on IEEE Xplore IEEE Xplore, See more information about the author on Web of Science Web of Science

Download PDF pdficon (963 KB) | Citation | Downloads: 522 | Views: 4,526

Author keywords
acoustic echo cancellation, field programmable gate arrays, normalized least mean square filters, multi-rate signal processing, Xilinx system generator

References keywords
systems(14), adaptive(14), processing(13), signal(11), multi(9), fpga(9), echo(9), rate(8), implementation(8), design(8)
Blue keywords are present in both the references section and the paper title.

About this article
Date of Publication: 2013-08-31
Volume 13, Issue 3, Year 2013, On page(s): 45 - 50
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2013.03008
Web of Science Accession Number: 000326321600008
SCOPUS ID: 84884922053

Quick view
Full text preview
The paper focuses on a rapid prototyping technique of an acoustic echo canceller implemented on an FPGA platform. The goal is to reduce design, optimization and implementation cost and execution time. In complex signal processing applications, high-order adaptive filter structures suffer from decreased convergence speed and high computational complexity. The sub-band adaptive filtering technique is able to eliminate these disadvantages. The execution time of the echo cancellation in an acoustic enclosure is decreased using multi-rate digital signal processing. To speed-up the execution time of a common acoustic echo canceller, the sub-band decomposition of the source signal is proposed. Here, this procedure is implemented using the Xilinx System Generator library. The hardware implementation of the well-known NLMS adaptive algorithm was carried out. Moreover, the FIR filters in the analysis and synthesis banks are designed with the window method (using the Kaiser window), as the determination of the filter's coefficients is an important procedure to eliminate the alias. The alias occurs due to the usage of multi-rate systems. Hardware implementations that test the behavior of the proposed system were tested for nonstationary input signals. Results show superior tracking abilities of the designed system. Also, an estimation of the FPGA resources is established in each case. The ML501 Xilinx FPGA development board was used for its specific digital signal processing facilities.

References | Cited By  «-- Click to see who has cited this paper

[1] Ali H. Sayed, Fundamentals of Adaptive Processing. Hoboken, New Jersey, John Wiley & Sons, 2003.

[2] P. P. Vaidyanathan, Multi-rate System and Filter Banks. Upper Saddle River, New Jersey, Prentice Hall, 1993.

[3] B. Farhang-Boroujeny, Zhongjun Wang, "Adaptive filtering in subbands: Design issues and experimental results for acoustic echo cancellation", Signal Processing, Elsevier, Volume 61, Issue 3, pp. 213-223, September 1997.
[CrossRef] [Web of Science Times Cited 19]

[4] Yin Zhou, Xiaojun Qiu, "An error path delay compensated delayless subband adaptive filter architecture", Signal Processing, Elsevier, Volume 87, Issue 11, pp. 2640-2648, November 2007.
[CrossRef] [Web of Science Times Cited 2]

[5] Koen Eneman, Marc Moonen, "DFT modulated filter bank design for oversampled subband systems ", Signal Processing, Elsevier, Volume 81, Issue 9, pp. 1947-1973, September 2001.
[CrossRef] [Web of Science Times Cited 27]

[6] Yuan-Pei Lin, See-May Phoong, Ivan Selesnick, Soontorn Oraintara, and Gerald Schuller, "Multi-rate Systems and Applications", EURASIP Journal on Advances in Signal Processing, Article No. 3 Volume 2007

[7] M. R. Petraglia, G. Barboza, "Improved PNLMS algorithm employing wavelet transform and sparse filters", EUSIPCO, 2008.

[8] M. D. Topa, N. Toma, B. S. Kirei, I. Homana, M. Neag, G. De Mey, "Comparison of Different Experimental Methods for the Assessment of the Room’s Acoustics", Acoustical Physics, Vol. 57, No. 2, pp. 199-207, 2011
[CrossRef] [Web of Science Times Cited 7]

[9] Shyam Lal, Gop al Krishna Upadhyay, Mahesh Chandra, Deep Gupta, "Removal of Additive Gaussian Noise by Complex Double Density Dual Tree Discrete Wavelet Transform," MIT International Journal of Electronics and Communication Engineering, Vol. 1, No. 1, pp. 8-16, Jan. 2011.

[10] J. D. Griesbach, M. Lightner, and D. M. Etter, "Sub-band Adaptive Filtering Decimation Constraints for Oversampled Nonuniform Filterbanks", IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, Vol. 49, No. 10, October 2002

[11] M.C Jairaj, S. Subbaraman, "QMF implementation using Xilinx SysGen (XSG)", 3rd IEEE International Conference on Computer Science and Information Technology (ICCSIT), Chengdu, China, Volume: 4, pp. 142 - 145, 09 - 11 Jul 2010.

[12] Jiandong Wang, Tongwen Chen, Biao Huang, "Multi-rate sampled-data systems: computing fast-rate models", Journal of Process Control, Vol. 14, pp. 79-88, 2004
[CrossRef] [Web of Science Times Cited 72]

[13] M. Srinivasarao, S. C. Patwardhan, R. D. Gudi, "Nonlinear predictive control of irregularly sampled multi-rate systems using blackbox observers", Journal of Process Control, Vol. 17, pp. 17-35, 2007
[CrossRef] [Web of Science Times Cited 24]

[14] Lili Han, Feng Ding, "Identification for multi-rate multi-input systems using the multi-innovation identification theory", Computers and Mathematics with Applications, Vol.57, pp. 1438-1449, 2009
[CrossRef] [Web of Science Times Cited 79]

[15] Ahmed Muthana M Nadhim, "Introduction to Multitone Multiresolution Wavelet Analysis," Information Technology Journal, Vol. 5, pp. 494-502, 2006.

[16] P.P. Vaidyanathan, B. Vrcelj, "Transmultiplexers as precoders in modern digital communication: a tutorial review," Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on , vol.5, no., pp. V-405- V-412 Vol.5, 23-26 May 2004.

[17] N. J. Fliege, Multi-rate Digital Signal Processing: Multi-rate Systems - Filter Banks - Wavelets, John Wiley & Sons, Chichester, England, 1994.

[18] S. Simard, J.-G. Mailloux, R. Beguenane, "Prototyping Advanced Control Systems on FPGA", EURASIP Journal on Embedded Systems, Volume 2009, Article No. 5, January 2009

[19] X. Wu, J.S. Thompson, "Accelerated sphere decoding for multiple-input multiple-output systems using an adaptive statistical threshold," IET Signal Processing, Volume 3, Issue 6, pp. 433 - 444, November 2009.
[CrossRef] [Web of Science Times Cited 18]

[20] I. Dornean, Contributions to the Design and Implementation of Adaptive Algorithms Using Multirate Signal Processing on FPGA, PhD Thesis, Cluj-Napoca, 2011.

[21] M. C. Jairaj, S. Subbaraman, "QMF implementation using Xilinx SysGen (XSG)", Proceedings of the3rd IEEE International Conference on Computer Science and Information Technology (ICCSIT), Chengdu, China, Volume: 4, pp. 142 - 145, 09 Jul - 11 Jul 2010.

[22] System Generator for DSP - Getting Started Guide, Xilinx, Release 10.1, March, 2008, sysgen_gs.pdf.

[23] Spartan-6 LX150T Development Kit Hardware Co-Simulation Reference Design User Guide, AVNET, 2010.

[24] Sandro Noto, From Matlab/Simulink to ISE, Technical Report, INESC ID Lisbon, 2008.

[25] S. Prakash, D.V. Venkatasubramanyam, B. Krishnan, R. Nagendra "Compact Field Programmable Gate Array (FPGA) Controller For Aircraft / Aerospace Structures", Proceedings of the International Conference on Aerospace Science and Technology, Bangalore, India, 26-28 June 2008.

[26] Irina Dornean, Marina Þopa, Botond Sandor Kirei, Marius Neag, "Sub-Band Adaptive Filtering for Acoustic Echo Cancellation", Proceedings of the European Conference on Circuit Theory and Design ECCTD 2009, Antalya, Turkey, 23-27 August, 2009.
[CrossRef] [Web of Science Times Cited 3]

[27] B. Farhang-Boroujeny, Adaptive Filters Theory and Applications. John Wiley & Sons, 1998.

[28] I. Homana, M. Topa, B.S. Kirei, C. Contan, "Behavior of variable step size NLMS algorithms for acoustic echo cancellation", Proceedings of 10th International Symposium on Signals, Circuits and Systems (ISSCS 2011), Iasi, Romania, June 30 - July 1 2011.

[29] C. Rusu, C. F. N. Cowan, "The exponentiated convex variable step-size (ECVSS) algorithm," Signal Processing, vol. 90, issue 9, pp. 2784-2791, Sept. 2010.
[CrossRef] [Web of Science Times Cited 8]

[30] A. Zerguine, M. K. Chan, T. Y. Al-Naffouri, M. Moinuddin, C. F.N. Cowan, "Convergence and tracking analysis of a variable normalized LMF (XE-NLMF) algorithm," Signal Processing, pp. 778-790, vol. 89, is. 5, May 2009.

[31] Amrita, Rajesh Mehra, "Embedded Design of an Efficient Noise Canceller for Digital Receivers," International Journal of Engineering Science and Technology (IJEST), Vol. 3, No. 2, pp. 1252-1257, Feb. 2011.

[32] Tian Lan, Jinlin Zhang, "FPGA Implementation of an Adaptive Noise Canceller," International Symposiums on Information Processing, pp. 553-558, Moscow, Russia, 2008.

[33] C. Contan, M. Zeller, W. Kellermann and M. Topa, "Excitation-Dependent Stepsize Control of Adaptive Volterra Filters for Acoustic Echo Cancellation", Proceedings of the 20th European Signal Processing Conference (EUSIPCO-2012), Bucharest, Romania, pp. 604-608, 27-31 Aug 2012.

[34] C. Bota, B. S. Kirei, A. Fazakas, M. D. Topa, "The Implementation Of Schroeder Reverberator On A FPGA Platform Using XILINX System Generator", Acta Technica Napocensis - Electronics and Telecommunications, Vol. 52, No. 4, pp.54-59, 2011.

[35] M. Sandrock, S. Schmitt, "Realization of an Adaptive Algorithm with Subband Filtering Approach for Acoustic Echo Cancellation in Telecommunication Applications," DSPecialists GmbH, D-10254 Berlin, Germany.

[36] M. D. Topa, I. Muresan, B. S. Kirei, I. Homana, "Digital Adaptive Echo-Canceller for Room’s Acoustics Improvement", Advances in Electrical and Computer Engineering, Volume 10, Number 1, pp. 50-53, 2010
[CrossRef] [Full Text] [Web of Science Times Cited 4]

[37] G. Jinding, H. Yubao; S. Long, "Design and FPGA Implementation of Linear FIR Low-pass Filter Based on Kaiser Window Function", International Conference on Intelligent Computation Technology and Automation (ICICTA), Shenzhen, Guangdong, Volume: 2, pp. 496 - 498, 28-29 March 2011.

[38] D. Jing, Y. Wang "NLMS Adaptive Algorithm Implement Based on FPGA," 3rd International Conference on Intelligent Networks and Intelligent Systems (ICINIS), Shenyang, China, 2010, pp.422-425, 1-3 Nov. 2010.

[39] M. Zeller, W. Kellermann, "Self-Configuring System Identification via Evolutionary Frequency-Domain Adaptive Filters", Proceedings of Int. Workshop on Acoustic Echo and Noise Control (IWAENC), Tel Aviv, Israel, Aug. 2010.

[40] G. A. E. Satish Kumar, P. Chandrasekhar Reddy. B. Stephen Charles, "Design of Non-Uniform Filter Banks-Quadratic Optimization with Linear Constraints," ARPN Journal of Engineering and Applied Sciences, Vol. 2, No. 3, pp. 24-27, Jun. 2007.

[41] ML501 Evaluation Platform - User Guide. UG226, August 24, 2009.

[42] C. Anghel, C. Paleologu, J. Benesty, S. Ciochina, "FPGA implementation of an acoustic echo canceller using a VSS-NLMS algorithm," Signals, Circuits and Systems, 2009. ISSCS 2009. International Symposium on, vol., no., pp.1,4, 9-10 July 2009.

[43] S. Janyavilas, E. Piluck, P. Sirisuk, M. Krairiksh, "FPGA Implementation of Acoustic Echo Canceller with Low Resource Utilization", The 2007 ECTI International Conference, ECTI-CON 2007, Chiang Rai, Thailand, 9-12 May 2007.

References Weight

Web of Science® Citations for all references: 263 TCR
SCOPUS® Citations for all references: 0

Web of Science® Average Citations per reference: 6 ACR
SCOPUS® Average Citations per reference: 0

TCR = Total Citations for References / ACR = Average Citations per Reference

We introduced in 2010 - for the first time in scientific publishing, the term "References Weight", as a quantitative indication of the quality ... Read more

Citations for references updated on 2021-01-12 10:25 in 76 seconds.

Note1: Web of Science® is a registered trademark of Clarivate Analytics.
Note2: SCOPUS® is a registered trademark of Elsevier B.V.
Disclaimer: All queries to the respective databases were made by using the DOI record of every reference (where available). Due to technical problems beyond our control, the information is not always accurate. Please use the CrossRef link to visit the respective publisher site.

Copyright ©2001-2021
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania

All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.

Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.

Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.

Website loading speed and performance optimization powered by: