Click to open the HelpDesk interface
AECE - Front page banner



JCR Impact Factor: 1.102
JCR 5-Year IF: 0.734
Issues per year: 4
Current issue: Nov 2020
Next issue: Feb 2021
Avg review time: 57 days


Stefan cel Mare
University of Suceava
Faculty of Electrical Engineering and
Computer Science
13, Universitatii Street
Suceava - 720229

Print ISSN: 1582-7445
Online ISSN: 1844-7600
WorldCat: 643243560
doi: 10.4316/AECE


2,740,993 unique visits
Since November 1, 2009

Robots online now


SCImago Journal & Country Rank


Anycast DNS Hosting

 Volume 20 (2020)
     »   Issue 4 / 2020
     »   Issue 3 / 2020
     »   Issue 2 / 2020
     »   Issue 1 / 2020
 Volume 19 (2019)
     »   Issue 4 / 2019
     »   Issue 3 / 2019
     »   Issue 2 / 2019
     »   Issue 1 / 2019
 Volume 18 (2018)
     »   Issue 4 / 2018
     »   Issue 3 / 2018
     »   Issue 2 / 2018
     »   Issue 1 / 2018
 Volume 17 (2017)
     »   Issue 4 / 2017
     »   Issue 3 / 2017
     »   Issue 2 / 2017
     »   Issue 1 / 2017
 Volume 16 (2016)
     »   Issue 4 / 2016
     »   Issue 3 / 2016
     »   Issue 2 / 2016
     »   Issue 1 / 2016
  View all issues  


An Adaptive Parameter Estimation in a BTV Regularized Image Super-Resolution Reconstruction, MOFIDI, M., HAJGHASSEM, H., AFIFI, A.
Issue 3/2017


Deep Learning Based Prediction Model for the Next Purchase, UTKU, A., AKCAYOL, M. A.
Issue 2/2020


Peak Points Detection Using Spline Interpolation Based on FPGA Implementation, COLAK, A. M., MANABE, T., KAMASAKA, R., SHIBATA, Y., KUROKAWA, F.
Issue 4/2019


Hybrid Solution for Privacy-Preserving Access Control for Healthcare Data, SMITHAMOL, M. B., RAJESWARI, S.
Issue 2/2017


Latency-Rate Downlink Packet Scheduler for LTE Networks, MALHEIROS FRANCO, F. M., FORONDA, A., WILLE, E. C. G.
Issue 4/2020


Centralized Gap Clearance Control for Maglev Based Steel-Plate Conveyance System, GUNEY, O. F., BOZKURT, A. F., ERKAN, K.
Issue 3/2017



Clarivate Analytics published the InCites Journal Citations Report for 2019. The InCites JCR Impact Factor of Advances in Electrical and Computer Engineering is 1.102 (1.023 without Journal self-cites), and the InCites JCR 5-Year Impact Factor is 0.734.

Starting on the 15th of June 2020 we wiil introduce a new policy for reviewers. Reviewers who provide timely and substantial comments will receive a discount voucher entitling them to an APC reduction. Vouchers (worth of 25 EUR or 50 EUR, depending on the review quality) will be assigned to reviewers after the final decision of the reviewed paper is given. Vouchers issued to specific individuals are not transferable.

Starting on the 15th of December 2019 all paper authors are required to enter their SCOPUS IDs. You may use the free SCOPUS ID lookup form to find yours in case you don't remember it.

Clarivate Analytics published the InCites Journal Citations Report for 2018. The JCR Impact Factor of Advances in Electrical and Computer Engineering is 0.650, and the JCR 5-Year Impact Factor is 0.639.

Starting today, the minimum number a pages for a paper is 8, so all submitted papers should have 8, 10 or 12 pages. No exceptions will be accepted.

Read More »


  4/2011 - 16

Accelerating Solution Proposal of AES Using a Graphic Processor

TOMOIAGA, R. D. See more information about TOMOIAGA, R. D. on SCOPUS See more information about TOMOIAGA, R. D. on IEEExplore See more information about TOMOIAGA, R. D. on Web of Science, STRATULAT, M. See more information about STRATULAT, M. on SCOPUS See more information about STRATULAT, M. on SCOPUS See more information about STRATULAT, M. on Web of Science
Click to see author's profile in See more information about the author on SCOPUS SCOPUS, See more information about the author on IEEE Xplore IEEE Xplore, See more information about the author on Web of Science Web of Science

Download PDF pdficon (542 KB) | Citation | Downloads: 1,368 | Views: 3,558

Author keywords
AES, benchmark, cryptography, CUDA, GPU

References keywords
encryption(7), link(6), implementation(6), hardware(6), systems(5), security(5), cuda(5), wseas(4), tomoiaga(4), processing(4)
No common words between the references section and the paper title.

About this article
Date of Publication: 2011-11-30
Volume 11, Issue 4, Year 2011, On page(s): 99 - 104
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2011.04016
Web of Science Accession Number: 000297764500016
SCOPUS ID: 84856612043

Quick view
Full text preview
The main goal of this work is to analyze the possibility of using a graphic processing unit in non graphical calculations. Graphic Processing Units are being used nowadays not only for game engines and movie encoding/decoding, but also for a vast area of applications, like Cryptography. We used the graphic processing unit as a cryptographic coprocessor in order accelerate AES algorithm. Our implementation of AES is on a GPU using CUDA architecture. The performances obtained show that the CUDA implementation can offer speedups of 11.95Gbps. The tests are conducted in two directions: running the tests on small data sizes that are located in memory and large data that are stored in files on hard drives.

References | Cited By  «-- Click to see who has cited this paper

[1] Atanasiu A. - Secret Sharing Schemes, capitol in Informatics Security Handbook, vol 2 (Ivan I., C. Toma eds), Editura ASE, 2007.

[2] Atanasiu, A. - Securitatea informaĆ¾iei, vol. 1 (Criptografie), Ed. Infodata, Cluj, 2007.

[3] Biagio A. D., Barenghi A., Agosta G., Pelosi G., "Design of a parallel AES for graphics hardware using the CUDA framework,"in Proceedings of the 2009 IEEE International Symposium on Paral-lel&Distributed Processing, 2009, pp. 1-8.

[4] Bielecki W., Burak D., "Parallelization of the AES Algorithm", Proceedings of the 4th WSEAS International Conference on Information Security, Communications and Computers, pp. 224-228, Tenerife, 2005

[5] Bos J. W., Osvik D.A., Deian S., "Fast Implementation of AES on Various Platforms", SPEED-CC -- Software Performance Enhancement for Encryption and Decryption and Cryptographic Compilers, 2009, Berlin, ICT-2007-216676

[6] Brokalakis A., Michail H., Kakarountas A., Milidonis A., Goutis C., "A High-Speed and Area Efficent Hardware Implementation of AES-128 Encryption Standard" Proceedings of the 5th WSEAS International Conference on Multimedia, Internet and Video Technologies,pp. 125-129 Corfu, 2005

[7] R. Cheveresan, S. Holban, "Workload Characterization an Essential Step In Computer Systems Performance Analysis - Methofology and Tools", Advances in Electrical and Computer Engineering, ISSN: 1582-7445, 2009

[8] P. Chodowiec , K. Gaj, "Very Compact FPGA Implementation of the AES Algorithm", CHES 2003, Proceedings, LNCS Vol. 2779, pp. 319-333, 2003

[9] D. L. Cook, J. Ioannidis, A. D. Keromytis, and J. Luck, "CryptoGraphics: Secret Key Cryptography Using Graphics Cards", In RSA Conference, Cryptographer's Track (CT-RSA), pp. 334-350, 2005.

[10] Nvidia CUDA Programming Guide, 2009 , NVIDIA

[11] Ferguson N., Schneier N., "Practical Cryptography", Wiley Publishing , 2003

[12] Harrison O., Waldron J., Practical Symmetric Key Cryptography on Modern Graphics Hardware, 17th USENIX Security '08 Symposium, San Jose USA

[13] Hodjat A., Hwang D., Lai B. C., Tiri K., Verbauwhede I., "A 3.84 Gbits/s AES crypto coprocessor with modes of operation in a 0.18-um CMOS Technology", Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, pages 60--63. ACM, ACM Press, April 2005

[14] Good T., Benaissa M., "AES on FPGA: from the fastest to the smallest", Proceedings of CHES 2005, pp. 427-440, LNCS 3659, Springer, 2005

[15] Jacquin L., Roca V., "Parallel arithmetic encryption for high-bandwidth communications on multicore/GPGPU platforms", Proceedings of the 4th International Workshop on Parallel and Symbolic Computation, 2010, Grenoble
[CrossRef] [SCOPUS Times Cited 6]

[16] Kakarountas A., Michail H., "Implementation of a Cryptographic Co-processor", 6th WSEAS International Conference on Information Security and Privacy, Tenerife, 2007

[17] Kipper M., Slavkin J., Denisenko D., ," Implementing AES on GPU", University of Toronto, [Online] Available: Temporary on-line reference link removed - see the PDF document

[18] Lee R.B., Chen Y. Y., "Processor Accelerator for AES" 2010 IEEE 8th Symposium on Application Specific Processors (SASP), 2010

[19] Luken B., Ouyang M., "AES and DES Encryption with GPU", Proceedings of the ISCA 22nd International Conference on Parallel and Distributed Computing and Communication Systems, pp 67-70,

[20] Manavski Svetlin, "CUDA Compatible GPU as an efficient Hardware Accelerator for AES Cryptorgraphy", IEEE International Conference on Signal Processing and Communication, ICSPC 2007, pp. 65-68, Nov. 2007

[21] NVIDIA GeForce 8800GT Characteristics. Hardware Heaven Forum [Online] Available: Temporary on-line reference link removed - see the PDF document

[22] Parhi K., Zhang X., "An eficient 21.56 Gbps AES implementation on FPGA," in Signals, Systems and Computers. Conference Record of the Thirty-Eighth Asilomar Conference, Nov. 2004, pp. 465-470.

[23] Urmas Rosenberg, using Graphic Processing Unit in Block Cipher Calculations, Master's Thesis, [Online] Available: Temporary on-line reference link removed - see the PDF document

[24] Standaert F., Rouvroy G., Legat. J, "Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs", CHES 2003, LNCS Vol. 2779

[25] Stefanescu G., Arhitectura sistemelor de clacul, curs, 2006 [Online] Available: Temporary on-line reference link removed - see the PDF document

[26] Takeshi Y., "AES Encryption and Decryption on the GPU", GPU Gems 3, 2007

[27] Tirtea R., Deconinck G.," Specifications overview for counter mode of operation. Security aspects in case of faults." Electrotechnical Conference, 2004. MELECON 2004. Proceedings of the 12th IEEE Mediterranean, pag. 769-773 Vol.2, 2004.

[28] Tomoiaga R. D., Stratulat M., "AES Performance Analysis on Several Programming Environments, Operating Systems or Computational Platforms", The Fifth International Conference on Systems and Networks Communications ICSNC 2010, Nice, 2010

[29] Tomoiaga R. D., Stratulat M., "AES on GPU using CUDA", Proceedings of European Conference for the Applied Mathematics and Informatics EURO-SIAM, Athens, 2010

[30] Tomoiaga R. D., Stratulat M., "AES algorithm adapted on gpu using cuda for small data and large data volume encryption", International Journal of Applied Mathematics and Informatics, 2011

[31] Tomoiaga R. D., "Accelerating Solution Proposal of AES using a Graphic Processor", ISSN: 2069-8216, 2011

[32] Yeom H., Cho Y., Yung M., "High-Speed Implementations of Block Cipher ARIA Using Graphics Processing Units," in Proceedings of the 2008 International Conference on Multimedia and Ubiquitous Engineering (April 24 - 26, 2008). MUE. IEEE Computer Society, Washington, DC, 271-275. 2008.
[CrossRef] [SCOPUS Times Cited 10]

[33] Zajac P., Grosec O., "Searching for a different AES-Class MixColumns operation", Proceedings of the 6th WSEAS international Conference on Applied Computer Science, Tenerife, 2006.

[34] [Online] Available: Temporary on-line reference link removed - see the PDF document

[35] [Online] Available: Temporary on-line reference link removed - see the PDF document

References Weight

Web of Science® Citations for all references: 0
SCOPUS® Citations for all references: 16 TCR

Web of Science® Average Citations per reference: 0
SCOPUS® Average Citations per reference: 0 ACR

TCR = Total Citations for References / ACR = Average Citations per Reference

We introduced in 2010 - for the first time in scientific publishing, the term "References Weight", as a quantitative indication of the quality ... Read more

Citations for references updated on 2021-01-15 21:25 in 16 seconds.

Note1: Web of Science® is a registered trademark of Clarivate Analytics.
Note2: SCOPUS® is a registered trademark of Elsevier B.V.
Disclaimer: All queries to the respective databases were made by using the DOI record of every reference (where available). Due to technical problems beyond our control, the information is not always accurate. Please use the CrossRef link to visit the respective publisher site.

Copyright ©2001-2021
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania

All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.

Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.

Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.

Website loading speed and performance optimization powered by: